Address reduction scheme implementing rotation algorithm

Details Address reduction scheme implementing rotation algorithm Address reduction scheme implementing rotation algorithm

1991-12-23

1997-03-11

Coles, Sr., Edward L.

Image analysis

Image transformation or preprocessing

Changing the image coordinates

345126, 395137, G06T 360

Patent

active

056110014

ABSTRACT:
In a circuit for rotating a digital image any multiple of ninety degrees, an addressing method which reduces the number of address lines required. The rotation circuit relies on a memory configuation which can access each image pixel in memory individually, and this normally requires a large number of address lines. This invention takes advantage of the periodic nature of the data being accessed to reduce the number of address lines required.

REFERENCES:
patent: 4168488 (1979-09-01), Evans
patent: 4477802 (1984-10-01), Walter et al.
patent: 4953134 (1990-08-01), Kobayashi
patent: 5111192 (1992-05-01), Kadakia
Sedra et al. Microelectronic Circuits Saunders College Publishing, 1991, pp. 956-958.
Johnson, Everett L. and Karim, Mohammad A. "Digital Design: A Pragmatic Approach," PWS Publishers, 1987, p. 413.

Affiliated with

Also associated with

Rating

Address reduction scheme implementing rotation algorithm does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Address reduction scheme implementing rotation algorithm, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address reduction scheme implementing rotation algorithm will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-450313