Power sequence independent electrostatic discharge protection ci

Details Power sequence independent electrostatic discharge protection ci Power sequence independent electrostatic discharge protection ci

1995-09-06

1997-03-11

Gaffin, Jeffrey A.

Electricity: electrical systems and devices

Safety and protection of systems and devices

Load shunting by fault responsive means

361111, 307 86, H02H 904

Patent

active

056107919

ABSTRACT:
In an IC chip having multiple power supply rails, ESD protection circuitry is provided. The ESD protection circuitry protects each power supply rail from an ESD impulse with respect to ground and with respect to the other power supply rails. The ESD protection circuitry is power sequence independent thereby eliminating any restrictions on the sequencing of power as applied to, and removed from, the different power supply rails of the IC chip. A discharge device is controlled by a biasing device such that ESD impulses are passed through the discharge device, but power supply current is not passed therethrough during power sequencing.

REFERENCES:
patent: 4870530 (1989-09-01), Hurst et al.
patent: 5140401 (1992-08-01), Ker et al.
patent: 5196981 (1993-03-01), Kuo
patent: 5239440 (1993-08-01), Merrill
patent: 5287241 (1994-02-01), Puar
patent: 5301084 (1994-04-01), Miller
patent: 5343352 (1994-08-01), Nagamine
patent: 5359211 (1994-10-01), Croft
patent: 5528447 (1996-06-01), McManus

Affiliated with

Also associated with

Rating

Power sequence independent electrostatic discharge protection ci does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power sequence independent electrostatic discharge protection ci, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power sequence independent electrostatic discharge protection ci will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-448190