Boots – shoes – and leggings
Patent
1988-12-13
1990-09-04
Zache, Raulfe B.
Boots, shoes, and leggings
364249, 3642491, 364252, 364259, 3642594, 36424691, 364244, 3642443, G06F 1200
Patent
active
049549510
ABSTRACT:
The improved memory system can use various memories, such as CCDs and RAMs. Adaptive memory capability and memory servo capability improve memory characteristics. In a RAM embodiment, a detector is used to detect a memory address condition and to control the memory and the memory address register in response thereto. In a CCD embodiment, a detector is used to detect a memory reference signal and to refresh the memory signals in response thereto. Improved memory refresh, memory performance, and memory capacity enhance system characteristics. Improved memory architecture provides advantages of increased speed, lower cost, and efficiency of implementation. Information stored in memory can be scanned out at a rate greater than the addressing rate associated with the memories. This permits higher speed operation with lower cost memories. Use of an output buffer, such as a FIFO, permits normalization of memory clock rates.
REFERENCES:
patent: 3462742 (1969-08-01), Miller et al.
patent: 3631408 (1971-12-01), Kubo
patent: 3648255 (1972-03-01), Beausoleil
patent: 3685027 (1972-08-01), Allen
patent: 3702988 (1972-11-01), Haney et al.
patent: 3821715 (1974-06-01), Hoff, Jr. et al.
patent: 3896419 (1975-07-01), Lange et al.
patent: 3972024 (1976-07-01), Schroeder et al.
patent: 4016545 (1977-04-01), Lipovski
patent: 4037212 (1977-07-01), Nomiya et al.
patent: 4056711 (1977-11-01), Lamar
patent: 4056845 (1977-11-01), Churchill, Jr.
patent: 4087855 (1978-05-01), Bennett et al.
patent: 4093982 (1978-06-01), Heuer et al.
patent: 4099236 (1978-07-01), Goodman et al.
patent: 4112490 (1978-09-01), Pohlman et al.
patent: 4117469 (1978-09-01), Levine
patent: 4142233 (1979-02-01), Suzuki
patent: 4144562 (1979-03-01), Cooper
patent: 4144563 (1979-03-01), Heuer et al.
patent: 4149264 (1979-04-01), Hamada et al.
patent: 4152761 (1979-05-01), Louie
patent: 4153933 (1979-05-01), Blume, Jr. et al.
patent: 4159520 (1979-06-01), Prioste
patent: 4161784 (1979-07-01), Cushing et al.
patent: 4164787 (1979-08-01), Aranguren
patent: 4611300 (1986-09-01), Taylor, Jr. et al.
patent: 4646262 (1987-02-01), Smith
patent: 4817026 (1989-03-01), Inoue et al.
patent: 4825364 (1989-04-01), Hyatt
patent: 4896260 (1990-01-01), Hyatt
Bursky; Cache Controller Ties Into Any Microprocessor System; 8/11/88, Electronic Design.
Bursky; Memory ICs; 2/18/88, Electronic Design.
Bursky; Multifeatured Static RAM Trims Microcoded System's Part Count; 3/3/88, Electronic Design.
Bursky; Triple-Port DRAM Fuels Graphic Displays; 4/30/87, Electronic Design.
Capece; Memories; 10/26/78, Electronics.
Conner; 1M-Bit Video RAMs Offer Speed for High-Resolution Graphics Displays; 3/31/88, EDN.
Cormier; Specialty DRAMs Accelerate Video System Performance; 4/88, Electronic System Design Magazine.
Cormier; SRAMs Link Hardware and Software; 9/87, Electronic System Design Magazine.
Johnson; Busting Image Barriers with a Mac II; 7/88, Electronic System Design Magazine.
Kumar; Consider Static-RAM Cache Memory for 32-Bit uC Design; 6/11/87, EDN.
Altman; Special Report: Semiconductor RAMs Land Computer Mainframe Jobs; 8/28/72, Electronics.
LaRocca et al; One Chip MMU-Cache Gives Boost to CPU Hit Rate; 11/15/87, Electronic Design.
Leonard; Cache Tag RAMs Hasten Main Memory Response; 3/3/88, Electronic Design.
Leonard; 1-Mbit Video RAMs Offload Host CPU; 9/17/87, Electronic Design.
LeVine; In-Line Code is Faster For Refresing RAMs by Software; 12/20/79, Electronic Design.
Leibson; Dynamic-RAM-Controller ICs Squeeze Maximum Performance From DRAMs.
McKeon; An Algorithm for Disk Caching with Limited Memory; 9/85, Byte.
McManus; Take Care When Choosing Controllers for Flat-Panel Displays; 4/28/88, EDN.
Matlin; Image Compression for Document Storage; 7/88, Electronic System Design Magazine.
Mokhoff; Chip Pair Eases Dynamic RAM Refresh; 9/14/78; Electronics.
Morton; Smart Memories Beat Bottleneck Blues; 7/88, Electronic System Design Magazine.
Olson; Variable-Width FIFO Buffer Sequences Large Data Words; 6/11/87, Electronic Design.
Pieper et al; 200-MHz Video FIFO Buffer Juggles Multiple Windows; 2/5/87, Electronic Design.
Saussy et al; A Cache Memory Chip For High Performance Image Warping; 1985, IEEE.
Shear; Cache-Memory Systems Benefit From On-Chip Solutions; 12/10/87, EDN.
Siddique et al; Fast Controller Converts Large Static RAMs to FIFO Buffers; 2/19/87, Electronic Design.
Toyoda; Get the Most Out of Top Performing RAMs by Designing Memory Systems Properly; 11/8/79, Electronic Design.
Waugh; Programmable Array Serves as a Controller for Dynamic RAMs; 2/18/88, EDN.
Wilson; Nonvolatile, Ferroelectric RAMs Defy Speed Barriers; 5/88, Electronic System Design Magazine.
Wright; CMOS Dynamic-RAM-Controller ICs Support 256K-, and 4M-Bit Devices; 1/22/87, EDN.
Beelitz et al; System Architecture For Large-Scale Integration; AFIPS Conf. Proc.; Nov. 1967.
Levy et al; System Utilization of Large Scale Integration; IEEE Transactions of Electronic Computers, Oct. 1967.
Intel Memory Design Handbook; Intel Corp.; 1977.
Hyatt Gilbert P.
Roth Gregory L.
Zache Raulfe B.
LandOfFree
System and method for increasing memory performance does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for increasing memory performance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for increasing memory performance will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-446135