Priority arbitration circuit for processor access

Details Priority arbitration circuit for processor access Priority arbitration circuit for processor access

1986-09-08

1988-11-22

Eng, David Y.

Boots, shoes, and leggings

G06F 946

Patent

active

047870320

ABSTRACT:
A personal computer is disclosed having a microprocessor RESET/HOLD arbitration circuit and logic. The RESET/HOLD arbitration circuit requires a RESET signal to wait until any pending microprocessor "HOLD" is serviced or in the alternative and in the event the "RESET" signal is being processed causes the microprocessor "HOLD" signal to wait. The priority arbitration circuit and logic is essential to the proper operation of the 80386 microprocessor particularly in shifting from the "protected" mode of the microprocessor to the "real" mode of the microprocessor, since many third party application programs require the use of the microprocessor "protected" mode and require that the microprocessor be "reset" before returning to the "real" mode. The microprocessor "reset" must be accomplished by resetting the microprocessor without resetting the entire machine and without losing a HOLD request during the RESET. The computer system must also be capable of retaining a RESET request while either a DMA or REFRESH cycle is processed.

REFERENCES:
patent: 4001783 (1977-01-01), Monahan et al.
patent: 4488258 (1984-12-01), Struger et al.

Affiliated with

Also associated with

Rating

Priority arbitration circuit for processor access does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Priority arbitration circuit for processor access, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Priority arbitration circuit for processor access will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-439118