Metastable-free digital synchronizer with low phase error

Details Metastable-free digital synchronizer with low phase error Metastable-free digital synchronizer with low phase error

1988-12-16

1991-07-23

Olms, Douglas W.

Pulse or digital communications

Spread spectrum

Direct sequence

375110, 375118, 328 72, H04L 7033

Patent

active

050349678

ABSTRACT:
An output clock signal is synchronized with predetermined phase accuracy relative to an internal stable frequency reference clock signal upon the application of a transition of an asynchronous event signal. A plurality of phase shifted versions of the reference clock signal are derived. Upon the occurrence of the asynchronous signal, the states of the phase shifted versions are sampled, and that information is utilized as a code to select one of the phase shifted versions from which the output clock signal is derived. Synchronization occurs rapidly within the metastable settling time of the flip-flops of a register which sample or decode the states of the phase shifted versions, or by logical gating arrangements which avoid the necessity for considering the metastable signal. Synchronization is typically obtainable in less than the period of one reference clock signal.

REFERENCES:
patent: 3087065 (1963-04-01), Mutschler
patent: 3337691 (1967-08-01), Litchman
patent: 3482101 (1969-12-01), Slaymaker
patent: 3532890 (1970-10-01), Denton
patent: 3571756 (1971-03-01), Skoog et al.
patent: 3621139 (1971-02-01), Gibson
patent: 3689699 (1972-09-01), Brenig et al.
patent: 3733550 (1973-05-01), Tazaki et al.
patent: 3755676 (1973-08-01), Kinsel
patent: 3775688 (1973-11-01), Hinoshita et al.
patent: 3851252 (1974-11-01), Karnaugh et al.
patent: 3897887 (1975-06-01), Goldberg
patent: 3979561 (1976-09-01), Hinkle et al.
patent: 3985423 (1976-10-01), Tseng
patent: 4062618 (1977-12-01), Steensma
patent: 4101734 (1978-07-01), Dao
patent: 4161628 (1979-07-01), McRae
patent: 4206320 (1980-06-01), Keasler et al.
patent: 4258433 (1981-03-01), Herschtal et al.
patent: 4326289 (1982-04-01), Dickinson
patent: 4339818 (1982-07-01), Gruenberg
patent: 4348075 (1982-09-01), Gottlieb et al.
patent: 4386323 (1983-05-01), Jansen
patent: 4451827 (1984-05-01), Kahn et al.
patent: 4534040 (1985-08-01), Thopar
patent: 4564003 (1986-05-01), Stahler
patent: 4575860 (1986-03-01), Scordo
patent: 4597090 (1986-06-01), Forney, Jr.
patent: 4599732 (1986-07-01), Le Fever
patent: 4602365 (1986-07-01), White et al.
patent: 4649535 (1987-03-01), Ulug
patent: 4675671 (1987-10-01), Ishizuka et al.
patent: 4675880 (1987-06-01), Davarin
patent: 4700185 (1987-10-01), Balph et al.
patent: 4701905 (1987-12-01), Un et al.
patent: 4701908 (1987-10-01), Ikeda
patent: 4713817 (1987-12-01), Wei
patent: 4752924 (1988-06-01), Darnell et al.
patent: 4756007 (1988-07-01), Qureshi et al.
patent: 4757497 (1988-07-01), Beierle et al.
patent: 4771286 (1988-09-01), Niessen et al.
patent: 4780889 (1988-10-01), Ley et al.
patent: 4782482 (1988-11-01), Kiatipor et al.
patent: 4789982 (1988-12-01), Coden
patent: 4792944 (1988-12-01), Takahashi et al.
patent: 4797879 (1989-01-01), Habbab et al.
patent: 4821296 (1989-04-01), Cordell
patent: 4841551 (1989-06-01), Avaneas
patent: 4855997 (1989-08-01), Wilson et al.
patent: 4896338 (1990-01-01), Rouillet et al.
patent: 4907224 (1990-03-01), Scoles et al.
800 MB/s PCM Multilevel Transmission System over Coaxial Cables by Aratoni & Fukinuki.
Excerpt of Chapter 2 from "A Commonsense Approach to the Theory of Error Correcting Codes", Benjamin Arazi, The MIT Press, 1988.
Excerpt from "Error Detecting Codes, Self-Checking Circuits and Applications", by John Wakerly, 1982.
Excerpt of "Microcomputer Interfacing" by Harold S. Stone, 1983.
Excerpt from "Circuits and Application Seminar" by Fairchild pertaining to Data Synchronizer, published 1982.
"Anomalous Behavior of Synchronizer and Arbiter Circuits" by Thomas J. Chaney and Charles E. Molnar published in an unknown publication.
Article "Designers Confront Metastability in Boards and Buses", by John Beaston and R. Scott Tetrick, Computer Design, Mar. 1, 1986.

Affiliated with

Also associated with

Rating

Metastable-free digital synchronizer with low phase error does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Metastable-free digital synchronizer with low phase error, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Metastable-free digital synchronizer with low phase error will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-438468