Process for the simultaneous fabrication of high-and-low-voltage

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

437 52, 437 56, 437 57, H01L 21265

Patent

active

052963934

ABSTRACT:
An integrated process is shown for the fabrication of one or more of the following devices: (n-) and (p-) channel low-voltage field-effect logic transistors (139/140); (n-) and (p-) channel high-voltage insulated-gate field-effect transistors (141, 142) for the gating of an EEPROM memory array or the like; a Fowler-Nordheim tunneling EEPROM cell (143); (n-) and (p-) channel drain-extended insulated-gate field-effect transistors (144, 145); vertical and lateral annular DMOS transistors (146, 147); a Schottky diode (148); and a FAMOS EPROM cell (149). A "non-stack" double-level poly EEPROM cell (676) with enhanced reliability (676) is also disclosed.

REFERENCES:
patent: 4569117 (1986-02-01), Baglee et al.
patent: 4669177 (1987-06-01), D'Arrigo et al.
patent: 4695979 (1987-02-01), Tuvell et al.
patent: 4715014 (1987-12-01), Tuvell et al.
patent: 4718041 (1988-01-01), Baglee et al.
patent: 4736342 (1988-05-01), Imondi et al.
patent: 4742492 (1988-05-01), Smayling et al.
patent: 4795716 (1989-01-01), Yilmaz et al.
patent: 4797372 (1989-01-01), Verret et al.
patent: 4804637 (1989-02-01), Smayling et al.
patent: 4887142 (1989-12-01), Bertotti et al.
patent: 4912676 (1990-03-01), Patterson et al.
patent: 4978628 (1990-12-01), Rosenthal
Surinder Krishna, et al., "An Analog Technology Integrates Bipolar, CMOS and High-Voltage DMOS Transistors", IEEE, 1984 pp. 89-95.
Zahir Parpia, et al., "Modeling and Characterization of CMOS-Compatible High-Voltage Device Structures":, IEEE, 1987, pp. 2335-2343.
Dumitru Cioaca et al., "A Million-Cycle CMOS 256K EEPROM", IEEE, 1987, pp. 684-691.
K. Y. Chang et al., "An Advanced High Voltage CMOS Process for Custom Logic Circuits with Embedded EEPROM", IEEE, 1988 Custom Integrated Circuits Conference, 25.5.1-25.5.5.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Process for the simultaneous fabrication of high-and-low-voltage does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process for the simultaneous fabrication of high-and-low-voltage, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for the simultaneous fabrication of high-and-low-voltage will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-436419

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.