Macroscalar processor architecture

Details Macroscalar processor architecture Macroscalar processor architecture

2009-11-06

2011-11-22

Coleman, Eric (Department: 2183)

Electrical computers and digital processing systems: processing

Processing architecture

Vector processor

C717S160000

Reexamination Certificate

active

08065502

ABSTRACT:
A macroscalar processor architecture is described herein. In one embodiment, a processor receives instructions of a program loop having a vector block and a sequence block intended to be executed after the vector block, where the processor includes multiple slices and each of the slices is capable of executing an instruction of an iteration of the program loop substantially in parallel. For each iteration of the program loop, the processor executes an instruction of the sequence block using one of the slices while executing instructions of the vector block using a remainder of the slices substantially in parallel. Other methods and apparatuses are also described.

REFERENCES:
patent: 5247696 (1993-09-01), Booth
patent: 5535393 (1996-07-01), Reeve et al.
patent: 5551039 (1996-08-01), Weinberg et al.
patent: 5727194 (1998-03-01), Shridhar et al.
patent: 5734857 (1998-03-01), Gaubatz
patent: 5734880 (1998-03-01), Guttag et al.
patent: 5734908 (1998-03-01), Chan et al.
patent: 5790866 (1998-08-01), Robison
patent: 5802375 (1998-09-01), Ngo et al.
patent: 5845307 (1998-12-01), Prabhu et al.
patent: 5901318 (1999-05-01), Hsu
patent: 5930510 (1999-07-01), Beylin et al.
patent: 5996083 (1999-11-01), Gupta et al.
patent: 6058266 (2000-05-01), Megiddo et al.
patent: 6321330 (2001-11-01), Doshi et al.
patent: 6351170 (2002-02-01), Takahashi et al.
patent: 6367070 (2002-04-01), Haghighat et al.
patent: 6367071 (2002-04-01), Cao et al.
patent: 6374403 (2002-04-01), Darte et al.
patent: 6438740 (2002-08-01), Broder et al.
patent: 6463580 (2002-10-01), Wilkerson
patent: 6587952 (2003-07-01), Lin
patent: 6597605 (2003-07-01), Kreifels et al.
patent: 6636976 (2003-10-01), Grochowski et al.
patent: 6745336 (2004-06-01), Martonosi et al.
patent: 6839648 (2005-01-01), Burlison
patent: 6865649 (2005-03-01), Musumeci
patent: 6883107 (2005-04-01), Rodgers et al.
patent: 6983389 (2006-01-01), Filippo
patent: 6993756 (2006-01-01), Ogawa et al.
patent: 7051193 (2006-05-01), Wang et al.
patent: 7076777 (2006-07-01), Srinivasan
patent: 7254679 (2007-08-01), Richter et al.
patent: 7302557 (2007-11-01), Hwu et al.
patent: 7316012 (2008-01-01), Muthukumar
patent: 7367026 (2008-04-01), Eichenberger et al.
patent: 7685439 (2010-03-01), Drescher
patent: 2001/0004755 (2001-06-01), Levy et al.
patent: 2002/0174319 (2002-11-01), Rivers et al.
patent: 2004/0003381 (2004-01-01), Suzuki et al.
patent: 2005/0144605 (2005-06-01), Motokawa et al.
Artigas, P.V. et al., “Automatic Loop Transformations and Parallelization for Java,” 2000, ACM, pp. 1-10.
Lang, Tomas, et al., “Individual Flip-Flops with Gated Clocks for Low Power Datapaths,” Jun. 1997, IEEE Transactions on Circuits and Systems-II Analog and Digital Signal Processing, vol. 44, No. 6, pp. 507-516.
Ziles, Craig et al., “Execution-based Prediction Using Speculative Slices,” 2001 IEEE, 12 pages.
Moshovos, Andreas et al., “Slice-Processors: An Implementation of Operation-Based Prediction,” ACM, 2001, pp. 321-334.

Affiliated with

Also associated with

Rating

Macroscalar processor architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Macroscalar processor architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Macroscalar processor architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4309152