Multiple time-base clock for processing multiple satellite...

Details Multiple time-base clock for processing multiple satellite... Multiple time-base clock for processing multiple satellite...

2007-05-17

2011-11-01

Rao, Andy (Department: 2486)

Pulse or digital communications

Bandwidth reduction or expansion

Television or motion video signal

C375S240250

Reexamination Certificate

active

08050330

ABSTRACT:
An integrated receiver with multiple, independently synchronized clock signals for multiple channel transport stream decoding and delivery substantially implemented on a single CMOS integrated circuit is described. An integrated circuit that services two satellite programs must generate and distribute corresponding time domain clocks to the various components of the integrated circuit. The transport block that receives one or more satellite signals from a demodulating block will extract program clock recover values from each signal being decoded and use these values to produce an error signal or control word that serves as an input to a clock generator. Based upon this input, the clock circuit will produce a corresponding time domain clock for each channel serviced by the integrated circuit. The output of the clock circuit is distributed to the various processing blocks within the integrated circuit that operate upon channel content received and processed by the transport block.

Affiliated with

Also associated with

Rating

Multiple time-base clock for processing multiple satellite... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple time-base clock for processing multiple satellite..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple time-base clock for processing multiple satellite... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4306059