Single chip controller-memory device and a memory architecture a

Static information storage and retrieval – Addressing – Plural blocks or banks

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

36523006, 345188, G11C 800, G06F 1520

Patent

active

055838227

ABSTRACT:
A method is provided for operating a memory including a plurality of blocks of memory cells and a plurality of address decoders, each address decoder allowing access to selected cells in a corresponding one of the blocks in response to selected row and column address bits presented substantially simultaneously on an associated address bus. A first set of row and column address bits are presented on the address bus to access selected cells in a first selected one of the blocks via an associated data bus coupled to each of the blocks. A second set of row and column address bits are then presented on the address bus to access selected cells in a second selected one of the blocks via the data bus.

REFERENCES:
patent: 4570242 (1986-02-01), Nagami
patent: 4608666 (1986-08-01), Uchida
patent: 5117492 (1992-05-01), Nash
patent: 5159572 (1992-10-01), Morton
patent: 5161221 (1992-11-01), Van Nostrand
patent: 5200925 (1993-04-01), Morooka
patent: 5245585 (1993-09-01), Voss et al.
patent: 5265231 (1993-11-01), Nuwayser
patent: 5278801 (1994-01-01), Dresser et al.
patent: 5287527 (1994-02-01), Delph et al.
patent: 5329490 (1994-07-01), Murotani
patent: 5353402 (1994-10-01), Lau
patent: 5377154 (1994-12-01), Takasugi
patent: 5383193 (1995-01-01), Pathak et al.
patent: 5388073 (1995-02-01), Usami et al.
patent: 5426753 (1995-06-01), Moon
patent: 5452257 (1995-09-01), Han
patent: 5473573 (1995-12-01), Rao
patent: 5477503 (1995-12-01), Wilson

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Single chip controller-memory device and a memory architecture a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single chip controller-memory device and a memory architecture a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single chip controller-memory device and a memory architecture a will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-429689

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.