Method and apparatus for adjustment and control of an iterative

Details Method and apparatus for adjustment and control of an iterative Method and apparatus for adjustment and control of an iterative

1997-09-05

1999-03-02

Nelms, David

Static information storage and retrieval

Floating gate

Particular biasing

365 45, G11C 1604

Patent

active

058779841

ABSTRACT:
A circuit and method for adjusting the ramp voltage applied to a control gate of a non-volatile memory cell to improve programming accuracy. The method involves measuring an amount of additional voltage realized at a source of the floating gate transistor. Thereafter, a preset compensation ratio may be selected to reduce a ramp voltage applied to the control gate of the memory cell by an amount necessary to lessen the amount of additional voltage realized at the source of the floating gate transistor. This will reduce inaccurate measurement of voltages during the read-while-write voltage program technique. A voltage control circuit is connected to the control gate for precise reduction of the ramp voltage.

REFERENCES:
patent: 4989170 (1991-01-01), Simko
patent: 5220531 (1993-06-01), Blyth et al.
patent: 5241494 (1993-08-01), Blyth Ed Al.
patent: 5623436 (1997-04-01), Sowards et al.
patent: 5629890 (1997-05-01), Engh
patent: 5659505 (1997-08-01), Kobayashi et al.
patent: 5668756 (1997-09-01), Tomioka

Affiliated with

Also associated with

Rating

Method and apparatus for adjustment and control of an iterative does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for adjustment and control of an iterative , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for adjustment and control of an iterative will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-428826