Semiconductor device and manufacturing method of the same

Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Including dielectric isolation means

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S374000, C257SE29020, C257SE21546, C257S382000, C257S377000, C257SE21593, C438S435000, C438S296000, C438S655000

Reexamination Certificate

active

08053860

ABSTRACT:
An excessive metallic film on a device isolation region is prevented from contributing to silicidation in an end of a source-drain diffusion layer region to thereby form a silicide film with uniform film thickness. There are sequentially conducted a step of forming a device isolation region3in a substrate1including a silicon layer at least in a surface thereof and filling a first insulator in the device isolation region3, a step of making height of an upper surface of the first insulator less than height of an upper surface of the substrate1and forming a sidewall film10on a sidewall of the device isolation region3, and a step of depositing a metallic film11on the substrate1and then conducting silicidation through a thermal process.

REFERENCES:
patent: 2006/0121688 (2006-06-01), Ko et al.
patent: 2007/0032026 (2007-02-01), Ong et al.
patent: 10-233371 (1998-09-01), None
patent: 11-177084 (1999-07-01), None
patent: 11-214688 (1999-08-01), None
patent: 11-312804 (1999-11-01), None
patent: 2005175299 (2005-06-01), None
International Search Report for PCT/JP2008/057305 mailed Jul. 15, 2008.
T. Ohguro et al., “Nitrogen-doped nickel monosilicide technique for deep submicron CMOS salicide”, Proceedings of International Electron Devices Meeting (1995), 18.3.1-18.3.4.
L.P. Ren et al., “Advanced Silicide for Sub-0.18μm CMOS on Ultra-thin (35nm) SOI”, IEEE International SOI Conference, Oct. 1999, p. 88-89.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor device and manufacturing method of the same does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device and manufacturing method of the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and manufacturing method of the same will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4282190

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.