Methods of and apparatus for processing computer graphics

Computer graphics processing and selective visual display system – Computer graphics processing – Attributes

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C345S589000

Reexamination Certificate

active

08044971

ABSTRACT:
When an alpha test is performed as part of the rendering process in a multisampled graphics processing pipeline, rather than taking the single alpha value initially defined for each fragment an individual alpha value is generated in respect of each of covered sampling position that the fragment in question is being used to render. The individual alpha values estimated for each sample position are then individually compared with a threshold alpha value defined for the alpha test, and the result of this alpha test comparison is used to decide either keep or discard the sample position from further processing.

REFERENCES:
patent: 5016169 (1991-05-01), Koya et al.
patent: 5644752 (1997-07-01), Cohen et al.
patent: 5929862 (1999-07-01), Barkans
patent: 6052129 (2000-04-01), Fowler et al.
patent: 6057855 (2000-05-01), Barkans
patent: 6128000 (2000-10-01), Jouppi et al.
patent: 6216200 (2001-04-01), Yeager
patent: 6259460 (2001-07-01), Gossett et al.
patent: 6260131 (2001-07-01), Kikuta et al.
patent: 6424343 (2002-07-01), Deering et al.
patent: 6424345 (2002-07-01), Smith et al.
patent: 6504542 (2003-01-01), Voorhies et al.
patent: 6633297 (2003-10-01), McCormack et al.
patent: 6650325 (2003-11-01), Voorhies et al.
patent: 6650333 (2003-11-01), Baldwin
patent: 6697063 (2004-02-01), Zhu
patent: 6720975 (2004-04-01), Dietrich et al.
patent: 6766410 (2004-07-01), Carlton
patent: 6967663 (2005-11-01), Bastos et al.
patent: 6999100 (2006-02-01), Leather et al.
patent: 7170515 (2007-01-01), Zhu
patent: 7184041 (2007-02-01), Heng et al.
patent: 7454590 (2008-11-01), Jordan et al.
patent: 7554538 (2009-06-01), Wexler et al.
patent: 7656417 (2010-02-01), Seiler et al.
patent: 7692654 (2010-04-01), Donham
patent: 7774531 (2010-08-01), Karlsson
patent: 7814292 (2010-10-01), Tsien
patent: 7920139 (2011-04-01), Nystad et al.
patent: 2002/0130886 (2002-09-01), Baldwin
patent: 2002/0171658 (2002-11-01), Ramani et al.
patent: 2002/0180747 (2002-12-01), Lavelle et al.
patent: 2003/0117409 (2003-06-01), Lefebvre et al.
patent: 2003/0165147 (2003-09-01), Shimada
patent: 2003/0179199 (2003-09-01), Deering et al.
patent: 2005/0002371 (2005-01-01), Anderson
patent: 2005/0044319 (2005-02-01), Olukotun
patent: 2005/0225670 (2005-10-01), Wexler et al.
patent: 2006/0184753 (2006-08-01), Jeter et al.
patent: 2006/0256111 (2006-11-01), Chihoub et al.
patent: 2007/0050601 (2007-03-01), Chaudhry et al.
patent: 2007/0067505 (2007-03-01), Kaniyur et al.
patent: 2007/0106874 (2007-05-01), Pan et al.
patent: 2007/0229503 (2007-10-01), Witzel et al.
patent: 2008/0320230 (2008-12-01), Vishin et al.
patent: 0 652 644 (1994-10-01), None
patent: 0 910 047 (1999-04-01), None
patent: 0 910 047 (2001-07-01), None
patent: 2368763 (2002-05-01), None
patent: 2 444 598 (2008-06-01), None
patent: WO 97/06512 (1997-02-01), None
patent: WO 99/45502 (1999-10-01), None
patent: WO 00/49574 (2000-08-01), None
patent: WO 2005/091227 (2005-09-01), None
UK Search Report dated Jan. 30, 2009 for GB 0819570.3.
P. Beaudoin et al, “Compressed Multisampling for Efficient Hardware Edge Antialiasing”Proceedings of Graphics Interface,May 2004, pp. 169-176.
UK Search and Examination Report dated Feb. 25, 2010 for GB 0918690.9.
Office Action mailed May 27, 2010 in co-pending U.S. Appl. No. 11/791,753.
U.S. Appl. No. 12/588,666, filed 10/22/09, Nystad et al.
Product review of ATI RADEON 9700 Pro Preview, Aug. 2002, www.firingsquad.com, 44 pages.
T. Akenine-Moller, “FLIPQUAD: Low-Cost Multisampling Rasterization” Chalmers University of Technology Technical Report 02-04, Apr. 2002, pp. 1-4.
International Search Report and Written Opinion of the International Searching Authority mailed Feb. 27, 2006 in PCT/GB2005/004573.
International Search Report mailed Jun. 26, 2008 in corresponding European Application No. GB0801812.9.
U.S. Appl. No. 12/929,956, filed Feb. 28, 2011; Inventor: Nystad et al.
Office Action mailed Dec. 21, 2010 in co-pending U.S. Appl. No. 12/068,007.
English translation of Japanese Notice of Reasons for Rejection mailed Mar. 15, 2011 in JP 2007-542124.
U.S. Appl. No. 12/068,009, filed Jan. 31, 2008; Inventor: Sorgard et al.
U.S. Appl. No. 12/068,010, filed Jan. 31, 2008; Inventor: Nystad et al.
U.S. Appl. No. 12/068,012, filed Jan. 31, 2008; Inventor: Nystad et al.
Office Action mailed Jun. 27, 2011 in co-pending U.S. Appl. No. 12/929,956.
Office Action mailed Jul. 9, 2010 in co-pending U.S. Appl. No. 12/068,010.
Office Action mailed Jul. 9, 2010 in co-pending U.S. Appl. No. 12/068,012.
Office action mailed Jan. 31, 2011 in co-pending U.S. Appl. No. 12/068,010.
Office action mailed Feb. 8, 2011 in co-pending U.S. Appl. No. 12/068,012.
Office Action mailed Nov. 23, 2010 in co-pending U.S. Appl. No. 12/068,009.
D. Kim et al, “An SoC With 1.3 Gtexels/s 3-D Graphics Full Pipeline for Consumer Applications” IEEE Journal of Solid-State Circuits, vol. 41, No. 1, Jan. 2006, pp. 71-84.
H. Igehy et al, “Prefetching in a Texture Cache Architecture” 1998, Eurographics/SIGGRAPH Workshop on Graphics Hardware.
D. Blythe, “The Direct3D 10 System” 2006, ACM.
“Cray MTA” http://www.cmf.nrl.navy.mil/CCS/help/mta/ 2002.
R. Rajwar et al, “Speculative Lock Elision: Enabling Highly Concurrent Multithreaded Execution” MICRO '01, Dec. 2001.
A. Ho et al, “On deadlock, livelock, and forward progress” Technical Report No. 633, University of Cambridge Computer Laboratory, May 2005, pp. 1-8.
T. Li et al, “Spin Detection Hardware for Improved Management of Multithreaded Systems” IEEE Transactions on Parallel and Distributed Systems, vol. 17, No. 6, Jun. 2006, pp. 508-521.
S. Abdelwahed et al, “Blocking Detection in Discrete Event Systems” 6 pages.
Related U.S. Appl. No. 11/791,753, filed May 29, 2007; Inventor: Nystad et al.
Related U.S. Appl. No. 11/068,007, filed Jan. 31, 2008; Inventor: Nystad et al.
Sim Dietrich, “Guard Band Clipping in Direct3D,” Nvidia Corporation, pp. 1-7, Apr. 17, 2008.
Glide 2.2 Programming Guide, Programming the 3Dfx Interactive Glide™ Rasterization Library 2.2, Document Release 014, Mar. 8, 2007, pp. 1-168.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Methods of and apparatus for processing computer graphics does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods of and apparatus for processing computer graphics, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of and apparatus for processing computer graphics will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4273944

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.