Method and system for providing security to processors

Details Method and system for providing security to processors Method and system for providing security to processors

2009-09-21

2011-11-15

Parthasarathy, Pramila (Department: 2436)

Information security

Access control or authentication

Stand-alone

C726S016000, C726S026000, C726S027000, C713S300000, C713S320000

Reexamination Certificate

active

08060929

ABSTRACT:
There are various methods of securing programs and data on a processor. The external address enable pin of the processor is sampled upon a power-on or reset to the processor, to determine whether or not accesses to external memory are allowed. Other changes to the external address enable pin are thereafter ignored. In addition, if it is determined that an internal memory access is occurring, the contents of such an access can be masked to prevent unauthorized viewing of the memory contents via an external memory bus. In addition, a programmable security bit may be set to disable the dumping of flash memory contents, allowing only the erasing of the flash memory.

REFERENCES:
patent: 4209250 (1980-06-01), James et al.
patent: 4460272 (1984-07-01), Parrini
patent: 4583196 (1986-04-01), Koo
patent: 6151678 (2000-11-01), Davis
patent: 6160734 (2000-12-01), Henderson et al.
patent: 6412081 (2002-06-01), Koscal et al.
patent: 2109752 (1971-03-01), None
patent: 0614854 (1994-09-01), None
patent: 1058216 (2000-12-01), None

Affiliated with

Also associated with

Rating

Method and system for providing security to processors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for providing security to processors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for providing security to processors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4257716