Data processing: structural design – modeling – simulation – and em – Emulation – Of instruction
Reexamination Certificate
2002-12-03
2011-12-27
Shah, Kamini S (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Emulation
Of instruction
C703S021000, C703S022000, C711S207000, C712S209000, C712S227000, C717S136000, C717S138000, C717S158000
Reexamination Certificate
active
08086438
ABSTRACT:
A method of simulating a program. Compiled and interpretive techniques are combined into a just-in-time cached compiled technique. When an instruction of a program simulation is to be executed at run-time, a table of compiled instructions is accessed to determine whether compiled data for the instruction is stored in the table. If the compiled data is not therein, the instruction is compiled and stored in the table. The compiled data is returned to a simulator that is executing the program simulation. In another embodiment, before storing new information in the table, another table may be consulted to determine if the location to which the new information is to be stored is protected. If the table location is protected, the new information is not stored in the table. Rather, the new information is simply passed on to the simulator.
REFERENCES:
patent: 5167023 (1992-11-01), de Nicolas et al.
patent: 5966537 (1999-10-01), Ravichandran
patent: 6049866 (2000-04-01), Earl
patent: 6199152 (2001-03-01), Kelly et al.
patent: 6463582 (2002-10-01), Lethin et al.
patent: 6704925 (2004-03-01), Bugnion
patent: 6772106 (2004-08-01), Mahlke et al.
patent: 6920550 (2005-07-01), Des II
patent: 6968546 (2005-11-01), Lueh
patent: 7047394 (2006-05-01), Van Dyke et al.
patent: 7107580 (2006-09-01), Zemach et al.
patent: 2002/0133810 (2002-09-01), Giles et al.
patent: 2002/0147969 (2002-10-01), Lethin et al.
Aric C. Schnarr, Mark D. Hill, James R. Larus;Facile: A Language and Compiler For High-Performance Processor Simulators; May 2001; ACM Press, pp. 321-331.
Stefan Pees, Andreas Hoffman and Heinrich Meyr; Retargetable Compiled Simulation of Embedded Processors Using a Machine Description Language; ACM Press; Oct. 2000; pp. 815-834.
Witchel et al. ‘Embra: Fast and Flexible Machine Simulation’. ACM 1996.
Hagersten et al. “Simple COMA Node Implementations”, 1994.
Magnusson et al. “Efficient Memory Simulation in SimICS”: IEEE 1995.
Keppel, David. “A Portable Interface for On-the-Fly Instruction Space Modification”, ACM, 1991.
Cmelik, et al. “Shade: A Fast Intruction-Set Simulator for Execution Profiling”, ACM 1994.
Zhu et al. “A Retargetable, Ultra-Fast Instruction Set Simulator”, Mar. 1999.
Mills et al. “Compiled Instruction Set Simulation”, Software--Practice and Experience, vol. 21 (8), 877-889 (Aug. 1991).
Ebciouglu, et al. “Dynamic Binary Translation and Optimization”, IEEE Transactions on Computers, vol. 50, No. 6, Jun. 2001.
Bedichek, Robert. “Some Efficient Architecture Simulation Techniques”, 1990.
Halambi et al.; 'Expression: A Language for Architecture Exploration Through Compiler/Simulator Retargetability; In Proc. of the Conference on Design, Automation & Test in Europe; 1999.
Hoffman et al.; “A Methodology for the Design of Application Specific Instruction Set Processors (ASIP) Using the Machine Description Language Lisa” ; IEEE Transactions on Computer-Aided Design; 20(11): 1338-1354; 2001.
Schnarr et al.; Fast Out-of-Order Processor Simulation Using Memorization; In Proc. 8th Int. Conf. on Architectural Support for Programming Languages and Operating Systems; 1998.
Schnarr et al.; “Facile: A Language and Compiler for High Performance Processor Simulators”; In Proc. of the Conf. on Programming Language Design and Implementation; 1998.
Witchel et al.; “Embra: Fast and Flexible Machine Simulation”; In Proc. of the Conf. on Measurement and Modeling of Computer Systems; 1996.
Engel et al.; “A Generic Tool Set for Application Specific Processor Architectures”; In Proc. of the Int. Workshop on Hw/SW Codesign; 1999.
Braun et al.; “Using Static Scheduling Techiques for the Retargeting of High Speed, Compiled Simulators for Embedded Processors From an Abstract Machine Description”; In Proc. of the Int. Symposium on System Synthesis; 2001.
Hadjiyiannis et al.; “ISDL: An Instruction Set Description Language for Retargetability”; In Proc. of the Design Automation Conference; 1997.
Hartoog et al.; “Generation of Software Tools From Processor Descriptions for Hardware/Software Codesign”; In Proc. of the Design Automation Conference; 1997.
Leupers et al.; “Generation of Interpretive and Compiled Instruction Set Simulators”; In Proc. of the Asia South Pacific Design Automation Conference; 1999.
Braun Gunnar
Hoffmann Andreas
Leupers Rainer
Myer Heinrich
Nohl Achim
Patel Shambhavi
Shah Kamini S
Synopsys Inc.
LandOfFree
Method and system for instruction-set architecture... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for instruction-set architecture..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for instruction-set architecture... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4255129