Physical layer transceiver with integrated time synchronization

Details Physical layer transceiver with integrated time synchronization Physical layer transceiver with integrated time synchronization

2006-07-27

2011-10-11

Desir, Pierre-Louis (Department: 2617)

Multiplex communications

Communication over free space

Combining or distributing information via time channels

C370S392000, C375S354000, C713S151000, C380S255000, C709S250000

Reexamination Certificate

active

08036202

ABSTRACT:
Disclosed, inter alia, is a Physical Layer Transceiver (PHY) with integrated time synchronization, such as, but not limited to, IEEE 1588 Standard for a Precision Clock Synchronization Protocol for Networked Measurement and Control Systems. The PHY includes circuitry to maintain a current time, and to trigger the storage of timestamps corresponding to received frames. Typically, in response to a request from an external device, the timestamps are retrieved from storage and are communicated to the external device. By moving the triggering of the storage of the timestamps by the PHY itself, rather than by a monitoring of the traffic between the PHY and the Media Access Controller (MAC), higher accuracy can typically be achieved.

REFERENCES:
patent: 6347084 (2002-02-01), Hulyalkar et al.
patent: 6492944 (2002-12-01), Stilp
patent: 7313686 (2007-12-01), Biederman et al.
patent: 7327693 (2008-02-01), Rivers et al.
patent: 2004/0090980 (2004-05-01), Song et al.
patent: 2004/0141526 (2004-07-01), Balasubramanian et al.
patent: 2005/0058159 (2005-03-01), Chapman
patent: 2005/0071628 (2005-03-01), Yang et al.
patent: 2005/0207387 (2005-09-01), Middleton et al.
patent: 2006/0245454 (2006-11-01), Balasubramanian et al.
patent: 2007/0147562 (2007-06-01), Eidson
patent: 2007/0223477 (2007-09-01), Eidson
patent: 2008/0025344 (2008-01-01), Biederman et al.
patent: 2008/0080562 (2008-04-01), Burch et al.
U.S. Appl. No. 11/494,104, filed Jul. 27, 2006, Biederman et al.
“IEEE Standard for a Precision Clock Synchronization Protocol for Networked Measurement and Control Systems,” IEEE Std 1588-2002, IEEE Instrumentation and Measurement Society, New York, NY, USA, Nov. 8, 2002, 154 pages.
John Eidson, “IEEE-1588 Standard for a Precision Clock Synchronization Protocol for Networked Measurement and Control Systems—A Tutorial,” Agilent Technologies, Inc., Oct. 10, 2005, 106 pages.
Hans Weibel, “High Precision Clock Synchronization according to IEEE 1588 Implementation and Performance Issues,” Proc. Embedded World 2005, Nurenberg, Germany, Feb. 2005, 9 pages.
John Guilford, “Design of an FPGA-Based Hardware IEEE-1588 Implementation,” IEEE-1588 Conference, Oct. 2005, Agilent Technologies, 10 pages.
John Guilford, “Design of an FGPA-Based Hardware IEEE-1588 Implementation,” IEEE-1588 Conference and Plug-Fest, Winterthur, Switzerland, Agilent Technologies, Oct. 10-12, 2005, 24 pages.
Holler et al., “Chip-Design Building Blocks for Precision Clock Synchronization in Ethernet Networks,” Institute of Computer Technology, Oregano Systems, 23 pages.
“ERTEC 200 Enhanced Real-Time Ethernet Controller with 32-bit RISC CPU Core,” Preliminary Data Sheet, NEC Electronics Corporation, May 2006, 45 pages.
“ERTEC 400 Enhanced Real-Time Ethernet Controller with 32-bit RISC CPU Core,” Preliminary Data Sheet, NEC Electronics Corporation, Dec. 2005, 41 pages.

Affiliated with

Also associated with

Rating

Physical layer transceiver with integrated time synchronization does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Physical layer transceiver with integrated time synchronization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Physical layer transceiver with integrated time synchronization will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4253345