Multidimensional processor architecture

Electrical computers and digital processing systems: processing – Processing architecture – Array processor

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C712S003000, C712S010000, C712S022000, C712S024000

Reexamination Certificate

active

07831804

ABSTRACT:
A processor architecture includes a number of processing elements for treating input signals. The architecture is organized according to a matrix including rows and columns, the columns of which each include at least one microprocessor block having a computational part and a set of associated processing elements that are able to receive the same input signals. The number of associated processing elements is selectively variable in the direction of the column so as to exploit the parallelism of said signals. Additionally the processor architecture of the present invention enable dynamic switching between instruction parallelism and data parallel processing typical of vectorial functionality. The architecture can be scaled in various dimensions in an optimal configuration for the algorithm to be executed.

REFERENCES:
patent: 5203005 (1993-04-01), Horst
patent: 5287472 (1994-02-01), Horst
patent: 5471593 (1995-11-01), Branigin
patent: 5822606 (1998-10-01), Morton
patent: 5956518 (1999-09-01), DeHon et al.
patent: 6052773 (2000-04-01), DeHon et al.
patent: 6622233 (2003-09-01), Gilson
patent: 6697979 (2004-02-01), Vorbach et al.
patent: 2004/0006584 (2004-01-01), Vandeweerd
patent: 2008/0016319 (2008-01-01), Pappalardo et al.
Chen et al., Multimedia Signal Processors: An Architectural Platform with Algorithm Compliation, Journal of VLSI Signal Processing 20, pp. 181-204, 1998.
Chen et al., A Systolic Design Methodology with Application to Full-Search Block-Matching Architectures, Journal of VLSI Signal Processing 19, pp. 51-77, 1998.
AMD PowerNow! Technology 2002.
Manning “An Approach to Highly Integrated, Computer-Maintained Cellular Arrays”; IEEE Transactions on Computers; Jun. 1977; pp. 536-552; vol. C-26, No, 6.
Chen, et al. “A Systolic Design Methodology with Application to Full-Search Block-Matching Architectures”: Journal of VLSI Signal Processing; 1998; pp. 51-77; vol, 19; Kluwer Academic Publishers; Netherlands.
Chen, et al. “Multimedia Signal Processors: An Architectural Platform with Algorithmic Compilation”; Journal of VLSI Signal Processing; 1998; pp. 181-204; vol. 20; Kluwer Academic Publishers; Netherlands.
Featuring . . . AMD PowerNow!™ Technology; Advanced Micro Devices, Inc.; 2002.
Baxter, et al. “Building blocks for a New Generation of Application-Specific Computing Systems”; International Conference on Application Specific Array Processors; IEEE; 1990; pp. 190-201.
Kung “VLSI Array Processors”; IEEE ASSP Magazine; IEEE; Jul. 1985; pp. 4-22.
Yamauchi, et al. “Architecture and Implementation of a Highly Parallel Single-Chip Video DSP”; IEEE Transactions on Circuits and Systems for Video Technology; IEEE; Jun. 1992; pp. 207-220; vol. 2, No. 2.
U.S. Appl. No. 11/145,780; Office Action; Mailing Date May 22, 2007.
U.S. Appl. No. 11/145,780; Amendment and Response to First Office Action; filing Date Aug. 9, 2007.
U.S. Appl. No. 11/145,780; Final Office Action; Mailing Date Oct. 2, 2007.
U.S. Appl. No. 11/145,780; Amendment and Response to Final Office Action Accompanying Request for Continued Examination (RCE); filing Date Dec. 6, 2007.
U.S. Appl. No. 11/145,780; Final Office Action; Mailing Date Jan. 24, 2008.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Multidimensional processor architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multidimensional processor architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multidimensional processor architecture will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4243293

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.