Booth multiplier with enhanced reduction tree circuitry

Details Booth multiplier with enhanced reduction tree circuitry Booth multiplier with enhanced reduction tree circuitry

2006-02-15

2010-10-05

Mai, Tan V (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

Reexamination Certificate

active

07809783

ABSTRACT:
Techniques for the design and use of a digital signal processor, including processing transmissions in a communications (e.g., CDMA) system. A modified Booth multiplication system and process determine a multiplicand, A, and a multiplier, B. Radix-m, (e.g., radix-4) Booth recoding on B generates “n” multiplication factors, where “n,” an integer, is approximating one half of the number of the multiplier bits. “n” partial products are generated using the “n” multiplication factors as multipliers of A. Then, a multiplication tree is formed using radix-m Booth encoding. The multiplication tree includes multiplier bits associated to generate a multiplication factors. In the event of a negative multiplication factor, a two's complement of A is formed by inverting the bits of A and associating a sticky “1” to complete the two's complementation. Furthermore, multiplication factors are reduced in multiple stages to a form sum and carry components of a pre-determined length. The additive inverse of A×B is formed by using novel techniques to calculate the product of A and −B.

REFERENCES:
patent: 4748582 (1988-05-01), New et al.
patent: 4813008 (1989-03-01), Shigehara
patent: 4901307 (1990-02-01), Gilhousen et al.
patent: 4910701 (1990-03-01), Gibbons et al.
patent: 5103459 (1992-04-01), Gilhousen et al.
patent: 5150322 (1992-09-01), Smith et al.
patent: 5220525 (1993-06-01), Anderson et al.
patent: 5506799 (1996-04-01), Nakao
patent: 5880985 (1999-03-01), Makineni et al.
patent: 5928316 (1999-07-01), Wong et al.
patent: 6157939 (2000-12-01), Vo
patent: 6167422 (2000-12-01), Purcell et al.
patent: 6183122 (2001-02-01), De Angel
patent: 6463453 (2002-10-01), Dang
patent: 2007/0192399 (2007-08-01), Krithivasan et al.
patent: 0497622 (1992-08-01), None
patent: 0840207 (1998-05-01), None
patent: 0992885 (2000-04-01), None
patent: 01-116764 (1989-05-01), None
patent: 04-246723 (1992-09-01), None
patent: 05-027948 (1993-02-01), None
patent: 08-348455 (1994-12-01), None
patent: 10-011267 (1996-01-01), None
patent: 10-133856 (1998-05-01), None
patent: 10-143355 (1998-05-01), None
patent: 10-333885 (1998-12-01), None
patent: 11-134175 (1999-05-01), None
patent: 2002-157114 (2002-05-01), None
patent: 0127742 (2001-04-01), None
International Search Report—PCT/US2007/062082, International Search Authority—European Patent Office, Aug. 21, 2007.

Affiliated with

Also associated with

Rating

Booth multiplier with enhanced reduction tree circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Booth multiplier with enhanced reduction tree circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Booth multiplier with enhanced reduction tree circuitry will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4240342