Methods and systems for relaying data packets

Details Methods and systems for relaying data packets Methods and systems for relaying data packets

2006-11-16

2010-10-05

Shah, Chirag G (Department: 2477)

Multiplex communications

Pathfinding or routing

Switching a message which includes an address header

C370S401000

Reexamination Certificate

active

07808995

ABSTRACT:
One or more nodes of a network may be configured to provide substitute header information for insertion into a received data packet and then to retransmit the data packet with the modified header information to other network destinations. One or more other downstream nodes may be configured to do likewise, thus allowing a packet to proceed through a selected number of multiple destinations in the network without being shortened, and so that the number of control words required in each packet is reduced, in increasing data bandwidth for the network.

REFERENCES:
patent: 4528658 (1985-07-01), Israel
patent: 5737235 (1998-04-01), Kean et al.
patent: 5838167 (1998-11-01), Erickson et al.
patent: 5941988 (1999-08-01), Bhagwat et al.
patent: 5953372 (1999-09-01), Virzi
patent: 5999541 (1999-12-01), Hinchey et al.
patent: 6020755 (2000-02-01), Andrews et al.
patent: 6075380 (2000-06-01), Lane
patent: 6172927 (2001-01-01), Taylor
patent: 6201829 (2001-03-01), Schneider
patent: 6233704 (2001-05-01), Scott et al.
patent: 6259693 (2001-07-01), Ganmukhi et al.
patent: 6292923 (2001-09-01), Genrich et al.
patent: 6333641 (2001-12-01), Wasson
patent: 6381238 (2002-04-01), Hluchyj
patent: 6385236 (2002-05-01), Chen
patent: 6389379 (2002-05-01), Lin et al.
patent: 6421251 (2002-07-01), Lin
patent: 6496291 (2002-12-01), Raj et al.
patent: 6496505 (2002-12-01), La Porta et al.
patent: 6617877 (2003-09-01), Cory et al.
patent: 6651225 (2003-11-01), Lin et al.
patent: 6721313 (2004-04-01), Van Duyne
patent: 6873180 (2005-03-01), Bentz
patent: 6888376 (2005-05-01), Venkata et al.
patent: 6901072 (2005-05-01), Wong
patent: 6934763 (2005-08-01), Kubota et al.
patent: 6965571 (2005-11-01), Webber
patent: 6993032 (2006-01-01), Dammann et al.
patent: 7003585 (2006-02-01), Phong et al.
patent: 7020147 (2006-03-01), Amadon et al.
patent: 7035228 (2006-04-01), Baumer
patent: 7111110 (2006-09-01), Pedersen
patent: 7137048 (2006-11-01), Zerbe et al.
patent: 7188283 (2007-03-01), Shafer et al.
patent: 7224184 (2007-05-01), Levi et al.
patent: 7260650 (2007-08-01), Lueckenhoff
patent: 7506297 (2009-03-01), Mukherjee et al.
patent: 2002/0021680 (2002-02-01), Chen
patent: 2002/0057657 (2002-05-01), La Porta et al.
patent: 2002/0059274 (2002-05-01), Hartsell et al.
patent: 2002/0093961 (2002-07-01), Sharma et al.
patent: 2002/0095400 (2002-07-01), Johnson et al.
patent: 2003/0009585 (2003-01-01), Antoine et al.
patent: 2003/0026260 (2003-02-01), Ogasawara et al.
patent: 2003/0167340 (2003-09-01), Jonsson
patent: 2004/0085902 (2004-05-01), Miller et al.
patent: 2004/0131072 (2004-07-01), Khan et al.
patent: 2004/0156368 (2004-08-01), Barri et al.
patent: 2004/0158784 (2004-08-01), Abuhamdeh et al.
patent: 2004/0240468 (2004-12-01), Chin et al.
patent: 2004/0249964 (2004-12-01), Mougel
patent: 2005/0044439 (2005-02-01), Shatas et al.
patent: 2005/0169311 (2005-08-01), Millet et al.
patent: 2005/0175018 (2005-08-01), Wong
patent: 2005/0183042 (2005-08-01), Vogel et al.
patent: 2005/0242834 (2005-11-01), Vadi et al.
patent: 2005/0248364 (2005-11-01), Vadi et al.
patent: 2005/0256969 (2005-11-01), Yancey et al.
patent: 2006/0002386 (2006-01-01), Yik et al.
patent: 2377138 (2002-12-01), None
Laxdal, “ELEC 563 Project Reconfigurable Computers”, http://www.ece.uvic.ca/˜elaxdal/Elec563/reconfigurable—computers.html; printed from the Internet Dec. 19, 2003, Dec. 2, 1999, 10 pgs.
“PCI/DSP-4 Four Complete Channels Of Digital Acoustic Emission Data Acquisition On A Single Board”, http://www.pacndt.com/products/Multichannel/pcidsp.html, printed from the Internet Dec. 19, 2003, 3 pgs.
Zaiq Technologies, “Innovation: Methodology Briefs”, http://www.zaiqtech.com/innovation/m—fpga.html, printed from the Internet Jan. 15, 2004, 12 pgs.
Hardt et al, “Flysig: Dataflow Oriented Delay-Insensitive Processor For Rapid Prototyping Of Signal Processing”, (obtained from Internet Dec. 2003), 6 pgs.
Chang et al., “Evaluation Of Large Matrix Operations On A Reconfigurable Computing Platform For High Performance Scientific Computations,” (obtained from Internet Dec. 2003), 10 pgs.
Alkfe, “FPGA Configuration Guidelines,” XAPP, 090 Nov. 24, 1997, Version 1.1, pp. 31-38.
“XC18V00 Series Of In-System Programmable Configuration PROMs”, Xilinx Product Specification, DS026 (v.3.0), Nov. 12, 2001, 19 pgs.
Thacker, “System ACE Technology: Configuration Manager Breakthrough”, New Technology, FPGA Configuration, Xcell Journal, Summer 2001, pp. 52-55.
“System ACE MPM Solution”, Xilinx Product Specification, DS087 (v1.0) Sep. 25, 2001, 29 pgs.
“RapidIO™: An Embedded System Component Network Architecture”, Architecture And Systems Platforms, Feb. 22, 2000, 25 pgs.
“Raceway Internlink Functional Specification”, Mercury Computer Systems, Inc., Nov. 8, 2000, 118 pgs.
“[XMC-3310] High Speed Transceiver ePMC Module”, Spectrum Signal Processing, http://www.spectrumsignal.com/Products/—Datasheets/XMC-3310—datasheet.asp, (© 2002-2004), 5 pgs. (this reference describes a product available prior to the May 11, 2004 filing date of the present application).
“XMC-3310 High Speed Transceiver ePMC Module”, Spectrum Signal Processing, Rev. May, 2004, 4 pgs. (this reference describes a product available prior to the May 11, 2004 filing date of the present application).
RocketIO™ Transceiver User Guide, Xilinx, UG024 (v2.3) Feb. 24, 2004, 152 pgs.
“The FPGA Systems Connectivity Tool”, Product Brief, Nallatech, DIMEtalk 2.1, Feb. 2004, pp. 1-8.
B. Hall, “BTeV Front End Readout & Links”, BTEV Co., Aug. 17, 2000, 11 pgs.
Irwin, “Usage Models for Multi-Gigabit Serial Transceivers”, Xilinx, xilinix.com, White Paper, WP157 (v1.0), Mar. 15, 2002, 10 pgs.
Campenhout, “Computing Structures And Optical Interconnect: Friends Or Foes?”, Department of Electronics And Information Systems, Ghent University, Obtained from Internet Oct. 8, 2006, 11 pgs.
E. Hazen, “HCAL HO Trigger Link”, Optical SLB-HTR Interface Specification, May 24, 2006, 4 pgs.
G. Russell, “Analysis and Modelling Of Optically Interconnected Computing Systems”, School of Engineering And Physical Sciences, Heriot-Watt University, May 2004, 170 pgs.
Copending U.S. Appl. No. 11/529,712; LCOM:011C1, entitled “Systems And Methods For Interconnection Of Multiple FPGA Devices”, filed Sep. 28, 2006; 42 pgs.
Copending U.S. Appl. No. 11/529,713; LCOM:011C2, entitled “Systems And Methods For Interconnection Of Multiple FPGA Devices”, filed Sep. 28, 2006; 42 pgs.
Copending U.S. Appl. No. 11/600,934; LCOM:057, entitled “Reconfigurable Communications Infrastructure For ASIC Networks”, filed Nov. 16, 2006; 72 pgs.
Search Report, PCT/US07/23699; Apr. 3, 2008; 2 pgs.

Affiliated with

Also associated with

Rating

Methods and systems for relaying data packets does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and systems for relaying data packets, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and systems for relaying data packets will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4240189