Fishing – trapping – and vermin destroying
Patent
1995-12-06
1996-12-10
Quach, T. N.
Fishing, trapping, and vermin destroying
437 44, 437203, 437228, H01L 21336
Patent
active
055830650
ABSTRACT:
A method of making a semiconductor device wherein fluctuations of an effective length of the conduction area and placement thereof relative to source and drain regions is controlled during manufacture. A first insulation film is formed on a semiconductor substrate. A first thin film is formed on the first insulation film. A trench is formed below a surface of the substrate by etching said first thin film, first insulation film, and semiconductor substrate. A second insulation film is formed along an inside wall of the trench. A first electrically conductive film is formed along an inside wall of the second insulation film within the trench and an embedded electrode is formed within a space defined by said first electrically conductive film. The first thin film is removed and then impurities are introduced into the substrate using the first electrically conductive film as a mask so as to form source and drain with the gate trench being automatically centered between the source and drain region, and a fluctuation of an effective length of a conduction region is avoided.
REFERENCES:
patent: 5082795 (1992-01-01), Temple
patent: 5132238 (1992-07-01), Murakami et al.
patent: 5217913 (1993-06-01), Watabe et al.
patent: 5270257 (1993-12-01), Shin
patent: 5316978 (1994-05-01), Boyd et al.
patent: 5338958 (1994-08-01), Mitsumoto
patent: 5371024 (1994-12-01), Hieda et al.
patent: 5378655 (1995-01-01), Hutchings et al.
Wolf, S., et al., Silicon Processing, vol. 1, 1986, Lattice Press, pp. 175-182.
Patent Abstract of Japan--vol. 017 No. 640 (E-1465, 26 Nov. 1993--JP5206459.
Patent Abstracts of Japan--vol. 16, No. 255 (E-1214 10 06, 1992 JP4056279.
Patent Abstracts of Japan --vol. 11 No. 117 E-498 JP61263277.
Patent Abstracts of Japan--vol. 9, No. 126 31 05 1985 E-318--JP60014471.
Patent Abstracts of Japan--vol. 16, No. 322 E-1233--JP4093080.
Quach T. N.
Sony Corporation
LandOfFree
Method of making a MOS semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making a MOS semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a MOS semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-423851