Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – With specific source of supply or bias voltage
Reexamination Certificate
2008-10-31
2010-11-16
Zweizig, Jeffrey S (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific identifiable device, circuit, or system
With specific source of supply or bias voltage
Reexamination Certificate
active
07834684
ABSTRACT:
In one embodiment, a circuit includes a first row of circuit blocks that are each connected to a supply directly and to ground via a first sleep transistor. A connection between the first circuit block and the first sleep transistor is a virtual ground node. The circuit includes a second row of circuit blocks that are each connected to ground directly and to the supply via a second sleep transistor. A connection between the second circuit block and the second sleep transistor is a virtual supply node. The circuit includes a transmission gate (TG) or pass transistor connecting the virtual ground nodes to the virtual supply nodes to enable charge recycling between circuit blocks in the first row and circuit blocks in the second row during transitions by the circuit from active mode to sleep mode, from sleep mode to active mode, or both.
REFERENCES:
patent: 7400175 (2008-07-01), Fallah et al.
patent: 7486108 (2009-02-01), Kim et al.
patent: 7616051 (2009-11-01), Veendrick et al.
patent: 7649406 (2010-01-01), Parris et al.
Agarwal et al., Power gating with multiple sleep modes, in Proc. Int. Symp. Quality Electron. Des. pp. 633-637, 2006.
Davoodi ct al., Wake-up protocols for controlling currcnt surgcs in MTCMOS-based tcchnology, in Proc. Asia South Pacific Des. Autom. Conf., pp. 868-871, 2005.
Heydari et al., Ground bounce in digital VLSI circuits, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 11, No. 2, pp. 180-193, Apr. 2003.
Long et al., Distributed sleep transistor network for power reduction, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, No. 9, pp. 937-946, Sep. 2004.
Pakbaznia et al., Course-grain MTCMOS sleep transistor sizing using delay budgeting, Proc. Des. Autom. Test Eur., pp. 385-390, Mar. 2008.
U.S. Appl. No. 12/263,341, filed Oct. 31, 2008, Fallah et al.
Abdollohi, A. et al., “An effective power mode transition technique in MTCMOS circuits,” in Proc. Design Automation Conference, pp. 37-42, 2005.
Anis, M. et al., “Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique,” Proc. Design Automation Conference, pp. 480-485, 2002.
Anis, M. et al., “Design and Optimization of Multithreshold CMOS (MTCMOS) Circuits,” IEEE Transactions on CAD of Integrated Circuits and Systems, 2003.
Elmore, W.C. et al., “The Transient Response of Damped Linear Network with Particular Regard to Wideband Amplifier,” J. Appl. Phys., vol. 19, No. 1, pp. 55-63, 1948.
Heydari, P. et al., Ground bounce in digital VLSI circuits, IEEE Trans. on VLSI systems, pp. 180-193, 2003.
Kahng, A.B. et al., “Improved effective capacitance computations for use in logic and layout optimization,” Proc. of VLSI Design, pp. 578-582, 1999.
Kao, J. et al., “Subthreshold leakage modeling and reduction techniques,” in Proc. Int'l. Conf. on Computer-Aided Design, pp. 141-148, 2002.
Kao, J. et al., “Transistor Sizing Issues and Tool for Multi Threshold CMOS Technology,” in Proc. Design Automation Conference, pp. 409-414, 1997.
Kao, S. et al., “MTCMOS hierarchical sizing based on mutual exclusive discharge patterns,” in Proc. Design Automation Conference, pp. 495-500, 1998.
Kawaguchi, H. et al., “A Super Cut-Off CMOS (SCCMOS) Scheme for 0.5-V Supply Voltage with Picoampere Stand-By Current,” IEEE Journal of Solid-State Circuits, vol. 35, No. 10, pp. 1498-1501, 2000.
Khandelwal, V. et al., “Leakage Control through Fine-Grained Placement and Sizing of Sleep Transistors”, Proc. Int'l Conference on Computer Aided Design, pp. 533-536, 2004.
Kim, S. et al., “Experimental measurement of a novel power gating structure with intermediate power saving mode,” Proc. Int'l Symp. on Low Power Electronics and Design, pp. 20-25, 2004.
Kim, S. et al., “Understanding and minimizing ground bounce during mode transition of power gating structures,” Proc. Int'l. Symp. on Low Power Electronics and Design, pp. 22-25, 2003.
Min, K.S. et al., “Zigzag Super Cut-off CMOS (ZSCCMOS) Scheme with Self-Saturated Virtual Power Lines for Subthreshold-Leakage-Suppressed Sub-1-V-VDDLSI's,” Proc. European Sold-State Circuits Conference, pp. 679-682, 2002.
Mukhopadhyay, S. et al., “Modeling and Estimation of Total Leakage Current in Nano-scaled CMOS Devices Considering the Effect of Parameter Variation,” Proc. Int'l. Symp. on Low Power Electronics and Design, pp. 172-175, 2003.
Mutoh, S. ct al., “1-V power supply high-speed digital circuit tcchnology with multi thrcshold-voltage CMOS,” IEEEJSSC, vol. 30, pp. 847-854, 1995.
O'Brien, P.R. et al., “Modeling the Driving-Point Characteristics of Resistive Interconnect for Accurate Delay Estimation,” Proc. of IEEE int'l Conf. on Computer Aided Design, pp. 512-515, 1989.
Pakbaznia et al., Charge Recycling in Power-Gated CMOS Circuits, Submitted to IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, University of Southern California, Los Angeles, Fujitsu Laboratories of America, Sunnyvale, California, pp. 1-12, Oct. 2008.
Pakbaznia ct al., Sizing and Placcment of Charge Rccycling Transistors in MTCMOS Circuits, 1-4244-1382-6/07, IEEE, pp. 791-796, Nov. 2007.
Pakbaznia, E. et al., “Charge recyclying in MTCMOS circuits: concept and analysis,” in Proc. Design Automation Conference, pp. 97-102, 2006.
Ramalingam, A. et al., “Sleep transistor sizing using timing criticality and temporal currents,” in Proc. Asia South Pacific Design Automation Conference, pp. 1094-1097, 2005.
Fallah Farzan
Pakbaznia Ehsan
Pedram Massoud
Baker & Botts L.L.P.
Fujitsu Limited
Zweizig Jeffrey S
LandOfFree
Sizing and placement of charge recycling (CR) transistors in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sizing and placement of charge recycling (CR) transistors in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sizing and placement of charge recycling (CR) transistors in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4225133