Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2007-02-15
2010-02-02
Nguyen, Dang T (Department: 2824)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185170, C365S189011
Reexamination Certificate
active
07656713
ABSTRACT:
Shifts in the apparent charge stored on a floating gate of a non-volatile memory cell can occur because of coupling of an electric field based on the charge stored in adjacent floating gates. The shift in apparent charge can lead to erroneous readings by raising the apparent threshold voltage, and consequently, lowering the sensed conduction current of a memory cell. The read process for a selected memory cell takes into account the state of one or more adjacent memory cells. If an adjacent memory cell is in one or more of a predetermined set of programmed states, a compensation current can be provided to increase the apparent conduction current of the selected memory cell. An initialization voltage is provided to the bit line of the programmed adjacent memory cell to induce a compensation current between the bit line of the programmed adjacent memory cell and the bit line of the selected memory cell.
REFERENCES:
patent: 5537347 (1996-07-01), Shiratake et al.
patent: 5798967 (1998-08-01), Sarin et al.
patent: RE36579 (2000-02-01), Pascucci et al.
patent: 6118702 (2000-09-01), Shieh et al.
patent: 6327194 (2001-12-01), Kurihara et al.
patent: 6359821 (2002-03-01), Roohparvar et al.
patent: 6529398 (2003-03-01), Nair et al.
patent: 6687161 (2004-02-01), Marotta et al.
patent: 6754106 (2004-06-01), Wu et al.
patent: 6798705 (2004-09-01), Baker
patent: 6813190 (2004-11-01), Marotta et al.
patent: 6816403 (2004-11-01), Brennan et al.
patent: 6847555 (2005-01-01), Toda
patent: 6885600 (2005-04-01), Tran et al.
patent: 7009889 (2006-03-01), Tran et al.
patent: 7038960 (2006-05-01), Tran et al.
patent: 7099194 (2006-08-01), Tu et al.
patent: 7193898 (2007-03-01), Cernea
patent: 7272050 (2007-09-01), Han et al.
patent: 2002/0051383 (2002-05-01), Mangan et al.
patent: 2002/0114207 (2002-08-01), Takeuchi et al.
patent: 2004/0057285 (2004-03-01), Cernea et al.
patent: 2004/0057318 (2004-03-01), Cernea
patent: 2004/0109357 (2004-06-01), Cernea et al.
patent: 2005/0117401 (2005-06-01), Chen et al.
patent: 2005/0162913 (2005-07-01), Chen et al.
patent: 2005/0210184 (2005-09-01), Chen et al.
patent: 2005/0226046 (2005-10-01), Lee et al.
patent: 2006/0140011 (2006-06-01), Fong et al.
patent: 2007/0133298 (2007-06-01), Cernea
patent: 2007/0242524 (2007-10-01), Hemink
patent: 2007/0279995 (2007-12-01), Mokhlesi et al.
patent: 2008/0198656 (2008-08-01), Cernea
patent: 520508 (2003-02-01), None
patent: 556222 (2003-10-01), None
Office Action, European Patent Office, European Patent Application No. 06 773 384.0-1233 filed on Jun. 15, 2006, Jul. 28, 2008.
Notice of Allowance and Fee(s) Due, United States Patent & Trademark Office, U.S. Appl. No. 11/675,551, filed Feb. 15, 2007, Jan. 24, 2008.
Translation of the Office Action of the Intellectual Property Office (IPO), Taiwan Patent Application No. 095122105 filed Jun. 20, 2006, Dec. 10, 2008.
English Abstract of Taiwan Publication No. TW520508 published on Feb. 11, 2003 entitled, “Non-volatile Memory With Cell Leakage Compensation Circuit,” [www.esp@ce.net].
English Abstract of Taiwan Publication No. TW556222 published on Oct. 1, 2003 entitled, “Stabilized Direct Sensing Memory Architecture,” [www.esp@ce.net].
Notice of Allowance and Fee(s) Due, United States Patent & Trademark Office, U.S. Appl. No. 12/108,710, filed Apr. 24, 2008, Feb. 25, 2009.
Nguyen Dang T
SanDisk Corporation
Vierra Magen Marcus & DeNiro LLP
LandOfFree
Non-volatile memory read operations using compensation currents does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile memory read operations using compensation currents, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile memory read operations using compensation currents will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4217993