Electronic device and method of communication resource...

Multiplex communications – Communication techniques for information carried in plural... – Combining or distributing information via time channels

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C370S348000, C370S322000

Reexamination Certificate

active

07809024

ABSTRACT:
An electronic device is provided which comprises an interconnect means (N) for coupling a plurality of processing modules (IP1-IP5) to enable a communication between the processing modules (IP1-IP5). The electronic device further comprises a plurality of network interfaces (NI) for coupling the interconnect means (N) to one of the processing modules (IP1-IP5). Furthermore, at least one time slot allocating unit (SA) is provided for allocating time slots to channels of the interconnect means (N). The time slot allocating unit (SA) comprises a plurality of slot tables (T0-T4) with a plurality of entries. Each entry corresponds to a fraction of the available bandwidth of the interconnect means (N). A first slot table of the plurality of slot tables (T0-T4) comprises at least one first entry of the plurality of entries which relates to a second slot table of the plurality of slot tables (T0-T4).

REFERENCES:
patent: 5875309 (1999-02-01), Itkowsky et al.
patent: 7006534 (2006-02-01), Nemoto
patent: 7443790 (2008-10-01), Aicklen et al.
patent: 2007/0274263 (2007-11-01), Seki
patent: 1605727 (2005-12-01), None
patent: 2005099187 (2005-10-01), None
patent: 2006051471 (2006-05-01), None
patent: 2006106475 (2006-10-01), None
Gossens, K; et al “A Unified Approach to Constrained Mapping and Routing on Network-on-Chip Architectures” Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, Sep. 2005, pp. 75-80.
Marchal P; et al “Spatial Division Multiplexing: A Novel Approach for Guaranteed Throughput on NOCS” Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, Sep. 2005, pp. 81-86.
Rijpkema, E; et al “Trade-Offs in the Design of a Router With Both Guaranteed and Best-Effort Services for Networks on Chip” IEEE Proceedings on Computers and Digital Techniques, vol. 150, No. 5, Sep. 22, 2003, pp. 294-302.
Libin, Dong; et al “Effect of Scheduling Jitter on End-to-End Delay in TDMA Protocols” Proceedings of the International Conference on Real-Time Computing Systems and Applications, Dec. 2000, pp. 223-230.
Radulescu, A; et al “Communication Services for Networks on Chip” Proceedings of the International Workshop on Systems, Architectures, Modeling and Simulation, SAMOS, vol. 2, 2002, pp. 275-299.
Sathe, S; et al “Design of a Switching Node (Router) for On-Chip Networks” ASIC, 2003. Proceedings. 5th International Conference, vol. 1, Oct. 2003, pp. 75-78.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Electronic device and method of communication resource... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electronic device and method of communication resource..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronic device and method of communication resource... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4217920

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.