Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – With contact or lead
Reexamination Certificate
2009-01-13
2010-10-26
Clark, S. V (Department: 2823)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
With contact or lead
C257S778000, C257S786000
Reexamination Certificate
active
07821118
ABSTRACT:
A reduced inductance power distribution pattern for an integrated circuit (IC) package is disclosed. The IC package can include a die in which the electronic circuitry is formed, a ball grid array (BGA) substrate, and a plurality of conductive balls coupled to the BGA substrate. The IC package can further include a plurality of conductive trace rings routed in parallel, and a plurality of bond wires for coupling the die to the conductive balls via the conductive trace rings.
REFERENCES:
patent: 5801440 (1998-09-01), Chu et al.
patent: 6137168 (2000-10-01), Kirkman
patent: 6476472 (2002-11-01), Davison et al.
patent: 2004/0238939 (2004-12-01), Wu
Atheros Communications Inc.
Clark S. V
LandOfFree
Power distribution pattern for a ball grid array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Power distribution pattern for a ball grid array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power distribution pattern for a ball grid array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4216560