Semiconductor test structures

Active solid-state devices (e.g. – transistors – solid-state diode – Alignment marks

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257SE23179, C438S401000, C438S462000, C356S400000, C356S401000, C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07830028

ABSTRACT:
Different types of test structures are formed during semiconductor processing. One type of test structure comprises features that are aligned with one another and that are formed from different layers. Other types of test structures comprise features formed from respective layers that are not aligned with other test structure features. The different types of test structures are formed with a single mask that is used in a manner that also allows alignment marks to be formed which do not interfere with one another as subsequent layers are patterned. The different types of test structures can provide insight into performance characteristics of different types of devices as the semiconductor process proceeds.

REFERENCES:
patent: 5308682 (1994-05-01), Morikawa
patent: 5892291 (1999-04-01), Narimatsu et al.
patent: 5936311 (1999-08-01), Watrobski et al.
patent: 5960296 (1999-09-01), Auzino et al.
patent: 6071656 (2000-06-01), Lin
patent: 6238939 (2001-05-01), Wachs et al.
patent: 6362491 (2002-03-01), Wang et al.
patent: 6589713 (2003-07-01), Okoroanyanwu
patent: 6617669 (2003-09-01), Saito
patent: 6627530 (2003-09-01), Li et al.
patent: 6819426 (2004-11-01), Sezginer et al.
patent: 6949462 (2005-09-01), Yang et al.
patent: 7071565 (2006-07-01), Li et al.
patent: 7234244 (2007-06-01), Lindberg
patent: 7553611 (2009-06-01), Chen et al.
patent: 2004/0207097 (2004-10-01), Carpi et al.
patent: 2004/0259322 (2004-12-01), Lu et al.
patent: 2006/0222962 (2006-10-01), Chen et al.
patent: 2229419 (1990-09-01), None
patent: 10-1998-0016943 (1998-06-01), None
patent: WO 2006/105326 (2006-10-01), None
International Search Report For Application #PCT/US2008/068273 Dated Jan. 28, 2009.
Non-Final Office Action from U.S. Appl. No. 11/772,128 dated Apr. 28, 2009.
Non-Final Office Action for U.S. Appl. No. 11/772,137 dated Mar. 1, 2010.
Non-Final Office Action for U.S. Appl. No. 11/772,128 dated Feb. 23, 2010.
Notice of Allowance for U.S. Appl. No. 11/772,137 dated Jul. 19, 2010.
Supplemental Notice of Allowability for U.S. Appl. No. 11/772,137 dated Aug. 5, 2010.
Notice of Allowance for U.S. Appl. No. 11/772,137 dated Aug. 19, 2010.
Final Office Action for U.S. Appl. No. 11/772,128 dated Oct. 8, 2009.
Notice of Allowance for U.S. Appl. No. 11/772,128 dated Jul. 13, 2010.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor test structures does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor test structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor test structures will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4215275

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.