Semiconductor memory device

Static information storage and retrieval – Interconnection arrangements

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S051000

Reexamination Certificate

active

07821805

ABSTRACT:
To secure a sufficient read-out voltage even when lines are arranged at a fine pitch, a semiconductor memory device including: a memory array in which a plurality of memory cells are arranged in rows and columns; and a plurality of bit lines associated with the respective columns of the memory cells is provided. The bit lines include main bit lines and sub bit lines to have a hierarchical structure, the main bit lines are divided among a plurality of interconnection layers, and a distance between the main bit lines in one of the interconnection layers is larger than a distance between the sub bit lines.

REFERENCES:
patent: 5554867 (1996-09-01), Ajika et al.
patent: 5602772 (1997-02-01), Nakano et al.
patent: 5629887 (1997-05-01), Nakano et al.
patent: 6115288 (2000-09-01), Amanai et al.
patent: 6137713 (2000-10-01), Kuroda et al.
patent: 2002/0181267 (2002-12-01), Owa
patent: 63-108764 (1988-05-01), None
patent: 06-349267 (1994-12-01), None
patent: 2000228508 (2000-08-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4204008

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.