Methods and systems for semiconductor testing using...

Details Methods and systems for semiconductor testing using... Methods and systems for semiconductor testing using...

2008-12-30

2010-06-15

Nguyen, Ha Tran T (Department: 2829)

Electricity: measuring and testing

Fault detecting in electric circuits and of electric components

Of individual circuit component or element

Reexamination Certificate

active

07737716

ABSTRACT:
Methods and systems of semiconductor testing where reference dice and non-reference dice in a wafer and/or lot are tested differently. In one embodiment of the invention, geography, lithography exposure, other characteristics, performance and/or behavior are taken into account when selecting reference dice, thereby improving the likelihood that the response of reference dice to testing is well representative of the wafer and/or lot. In one embodiment, based on data from the testing of reference dice, the test flow for non-reference dice and/or other testing may or may not be adjusted.

REFERENCES:
patent: 4639664 (1987-01-01), Chiu et al.
patent: 5210041 (1993-05-01), Kobayashi et al.
patent: 5477544 (1995-12-01), Botelho
patent: 5541862 (1996-07-01), Bright et al.
patent: 5726920 (1998-03-01), Chen et al.
patent: 5801965 (1998-09-01), Takagi et al.
patent: 5822218 (1998-10-01), Moosa et al.
patent: 5901154 (1999-05-01), Motohama et al.
patent: 5910895 (1999-06-01), Proskauer et al.
patent: 5991699 (1999-11-01), Kulkarni et al.
patent: 6128759 (2000-10-01), Hansen
patent: 6154714 (2000-11-01), Lepejian
patent: 6184048 (2001-02-01), Ramon
patent: 6351681 (2002-02-01), Chih et al.
patent: 6373011 (2002-04-01), Beffa
patent: 6512985 (2003-01-01), Whitefield et al.
patent: 6546308 (2003-04-01), Takagi et al.
patent: 6549027 (2003-04-01), Mott
patent: 6563070 (2003-05-01), Capser
patent: 6591152 (2003-07-01), Takano
patent: 6601203 (2003-07-01), Asano et al.
patent: 6607926 (2003-08-01), Toprac et al.
patent: 6618682 (2003-09-01), Bulaga et al.
patent: 6618853 (2003-09-01), Ohyama et al.
patent: 6633014 (2003-10-01), Casper
patent: 6675362 (2004-01-01), Ortiz et al.
patent: 6711514 (2004-03-01), Bibbee
patent: 6747228 (2004-06-01), Capser
patent: 6779140 (2004-08-01), Krech, Jr. et al.
patent: 6842022 (2005-01-01), Khoche
patent: 6907378 (2005-06-01), Stirrat et al.
patent: 7265570 (2007-09-01), Ong
patent: 7340359 (2008-03-01), Erez et al.
patent: 2002/0063085 (2002-05-01), Capser
patent: 2002/0079252 (2002-06-01), Capser
patent: 2003/0120457 (2003-06-01), Singh et al.
patent: 2003/0224552 (2003-12-01), Subramanian
patent: 2004/0088074 (2004-05-01), Chen et al.
patent: 2004/0215361 (2004-10-01), Hlotyak et al.
patent: 2004/0225459 (2004-11-01), Krishnaswamy et al.
patent: 2004/0236531 (2004-11-01), Madge
patent: 2005/0154551 (2005-07-01), Pramanick et al.
patent: 2005/0253617 (2005-11-01), Roberts et al.
patent: 2005/0273685 (2005-12-01), Sachdev et al.
patent: 2006/0170435 (2006-08-01), Granicher et al.
patent: 2007/0236232 (2007-10-01), Aghababazadeh et al.
patent: 2008/0007284 (2008-01-01), Balog
patent: 04313084 (1992-11-01), None

Affiliated with

Also associated with

Rating

Methods and systems for semiconductor testing using... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and systems for semiconductor testing using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and systems for semiconductor testing using... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4190016