Method of exposing circuit lateral interconnect contacts by...

Details Method of exposing circuit lateral interconnect contacts by... Method of exposing circuit lateral interconnect contacts by...

2007-07-24

2010-02-16

Smith, Bradley K (Department: 2894)

Semiconductor device manufacturing: process

Packaging or treatment of packaged semiconductor

Making plural separate devices

C438S107000

Reexamination Certificate

active

07662669

ABSTRACT:
A method for fabricating wafer-level packages including lateral interconnects. The method includes precutting a cover wafer at the locations where the cover wafer will be completely cut through to separate the wafer-level packages. The cover wafer is bonded to the substrate wafer using bonding rings so as to seal the integrated circuit within a cavity between the cover wafer and the substrate wafer, where the precuts face the substrate wafer. The cover wafer is then cut at the precut locations to remove the unwanted portions of the cover wafer between the packages and expose contacts or probe pads for the lateral interconnects. The substrate wafer is then cut between the wafer-level packages to separate the packages.

REFERENCES:
patent: 5266528 (1993-11-01), Yamada
patent: 5369060 (1994-11-01), Baumann et al.
patent: 5393706 (1995-02-01), Mignardi et al.
patent: 5739048 (1998-04-01), Kerth et al.
patent: 5923958 (1999-07-01), Chou
patent: 5965933 (1999-10-01), Young et al.
patent: 6114191 (2000-09-01), Young et al.
patent: 6271102 (2001-08-01), Brouillette et al.
patent: 6281047 (2001-08-01), Wu et al.
patent: 6436793 (2002-08-01), Kneezel et al.
patent: 6562647 (2003-05-01), Zandman et al.
patent: 6607970 (2003-08-01), Wakabayashi
patent: 6661080 (2003-12-01), Glenn et al.
patent: 6686291 (2004-02-01), Hortaleza
patent: 6800508 (2004-10-01), Kimura
patent: 6830956 (2004-12-01), Masumoto et al.
patent: 6849523 (2005-02-01), Chao et al.
patent: 6869861 (2005-03-01), Glenn et al.
patent: 6887771 (2005-05-01), Kobayashi
patent: 6955976 (2005-10-01), Hartwell et al.
patent: 7001828 (2006-02-01), Barzen et al.
patent: 7033914 (2006-04-01), Yee
patent: 7042105 (2006-05-01), Hartwell et al.
patent: 7125747 (2006-10-01), Lee et al.
patent: 7183622 (2007-02-01), Heck et al.
patent: 2003/0213953 (2003-11-01), Sohn et al.
patent: 2004/0075967 (2004-04-01), Lynch et al.
patent: 2004/0166654 (2004-08-01), Matsuda et al.
patent: 2005/0059188 (2005-03-01), Bolken et al.
patent: 2005/0176166 (2005-08-01), Chen et al.
patent: 2005/0255627 (2005-11-01), Omori
patent: 2006/0003549 (2006-01-01), Wood et al.
patent: 2006/0057776 (2006-03-01), Tao
patent: 2006/0128064 (2006-06-01), Chen et al.
patent: 2006/0228831 (2006-10-01), Nasiri et al.
patent: 2006/0237810 (2006-10-01), Sand et al.
patent: 2007/0004087 (2007-01-01), Kao et al.
patent: 60042846 (1985-03-01), None

Affiliated with

Also associated with

Rating

Method of exposing circuit lateral interconnect contacts by... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of exposing circuit lateral interconnect contacts by..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of exposing circuit lateral interconnect contacts by... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4176285