Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Including dielectric isolation means
Reexamination Certificate
2004-12-16
2010-06-22
Malsawma, Lex (Department: 2892)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Including dielectric isolation means
C257S659000, C257S758000, C257SE23151, C257SE23175, C257SE21575, C438S622000
Reexamination Certificate
active
07741696
ABSTRACT:
A metal mesh structure for use in an integrated circuit is described. In one embodiment, a semiconductor integrated circuit includes a first region including, for example, a device layer having one or more active semiconductor devices. The circuit also includes a second region, which may include a metalization layer including circuit wires. The circuit further includes a layer of metal mesh interposed between the first and second regions, and which may be implemented on at least a portion of another metalization layer.
REFERENCES:
patent: 5151769 (1992-09-01), Immorlica et al.
patent: 5446243 (1995-08-01), Crowder et al.
patent: 5925921 (1999-07-01), Susak
patent: 6020614 (2000-02-01), Worley
patent: 6066537 (2000-05-01), Poh
patent: 6111742 (2000-08-01), Bonhoure et al.
patent: 6232668 (2001-05-01), Hikita et al.
patent: 6255600 (2001-07-01), Schaper
patent: 6278148 (2001-08-01), Watanabe et al.
patent: 6897509 (2005-05-01), Yamauchi et al.
patent: 7013436 (2006-03-01), Morton et al.
patent: 7285843 (2007-10-01), Arakawa et al.
patent: 7430800 (2008-10-01), Haridass et al.
patent: 7449371 (2008-11-01), Kemerling et al.
patent: 2001/0020713 (2001-09-01), Yoshitomi et al.
patent: 2003/0015772 (2003-01-01), Ivanov et al.
patent: 2003/0052352 (2003-03-01), Soeda
patent: 2003/0205746 (2003-11-01), Yamauchi et al.
patent: 2005/0101116 (2005-05-01), Tseng
patent: 2209735 (1990-08-01), None
patent: 4142065 (1992-05-01), None
Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, International application No. PCT/US2005/016549, May 13, 2005.
International Search Report, International application No. PCT/US2005/016549, May 13, 2005.
Written Opinion of the International Searching Authority, International application No. PCT/US2005/016549, May 13, 2005.
A Faraday Cage Isolation Structure for Substrate Crosstalk Suppression; Joyce H. Wu, Jörg Scholvin, Jesus A. del Alamo, and Keith Jenkins; IEEE Microwave and Wireless Components Letters; vol. 11; Oct. 10, 2001.
Multilevel Approach for the Investigation of Substrate Parasitics in Mixed-Signal IC's from Full-wave Analysis; MO3D-6; S. Wane, D. Bajon, H. Baudrand, and P. Gamand; 2003 IEEE Radio Frequency Integrated Circuits Symposium; 0-7803-7694-3/03/$17.00.
Written Opinion of the International Searching Authority, International Application No. PCT/US2005/016549, mailed Nov. 23, 2006.
Hawranek Scott J.
Hogan & Lovells US LLP
Kubida William J.
Malsawma Lex
ST-Ericsson SA
LandOfFree
Semiconductor integrated circuit including metal mesh structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit including metal mesh structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit including metal mesh structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4175025