Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2005-08-25
2010-02-23
Ngo, Chuong D (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
C708S505000
Reexamination Certificate
active
07668892
ABSTRACT:
A data processing apparatus and method are provided for normalizing a data value to produce a result value. The data processing apparatus includes prediction logic for generating a shift indication based on a prediction of the number of bit positions by which the data value needs to be shifted in order to normalize the data value. Further, normalizer logic is used to apply a shift operation to the data value based on the shift indication. In addition, correction logic is operable in parallel with the normalizer logic to determine from the data value and a least significant bit of the shift indication whether the shift indication has correctly predicted the number of bit positions by which the data value needs to be shifted in order to normalize the data value, or whether instead the prediction is incorrect, and to generate an output signal dependent on that determination. Shift logic is then used, if the output signal indicates that the prediction is incorrect, to apply a correction shift such that the result value is the normalized data value.
REFERENCES:
patent: 5771183 (1998-06-01), Makineni
patent: 6085211 (2000-07-01), Yoshioka
patent: 6499044 (2002-12-01), Brooks et al.
patent: 6757812 (2004-06-01), Green et al.
patent: 2002/0165887 (2002-11-01), Rogenmoser et al.
H. Suzuki et al, “Leading-Zero Anticipatory Logic for High-Speed Floating Point Addition”IEEE Journal of Solid-State Circuits, vol. 31, No. 8, Aug. 1996, pp. 1157-1164.
M. Schmookler et al, “Leading Zero Anticipation and Detection—A Comparison of Methods” Proceedings of the 15thIEEE Symposium on Computer Arithmetic, 2001.
J. D. Bruguera et al, “Leading-One Prediction with Concurrent Position Correction”IEEE Transactions on Computers, vol. 48, No. 10, Oct. 1999, pp. 1083-1097.
E. Hokenek et al, “Leading-Zero Anticipator (LZA) in the IBM RISC System/6000 Floating-Point Execution Unit”IBM Journal of Res. and Dev., vol. 34, No. 1, 1990, pp. 71-77.
H. Quach et al, “Leading One Prediction—Implementation, Generalization, and Application” Technical Report: CSL-TR-91-463; Mar. 1991, pp. 1-12.
Hinds Christopher Neal
Lutz David Raymond
ARM Limited
Ngo Chuong D
Nixon & Vanderhye P.C.
LandOfFree
Data processing apparatus and method for normalizing a data... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing apparatus and method for normalizing a data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing apparatus and method for normalizing a data... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4174233