Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Reexamination Certificate
2007-07-27
2010-12-21
Chan, Eddie P (Department: 2183)
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
Reexamination Certificate
active
07856546
ABSTRACT:
A configurable processor module accelerator using a programmable logic device is described. According to one embodiment, the accelerator module includes a circuit board having coupled thereto a first programmable logic device, a controller, and a first memory. The first programmable logic device has access to a bitstream which is stored in the first memory. Access to the bitstream by the first programmable logic device is controlled by the controller. The bitstream is capable of being instantiated in the first programmable logic device using programmable logic thereof to provide at least a transport interface for communication between the first programmable logic device and one or more other devices associated with the motherboard using the microprocessor interface.
REFERENCES:
patent: 5968161 (1999-10-01), Southgate
patent: 6026481 (2000-02-01), New et al.
patent: 6079008 (2000-06-01), Clery, III
patent: 7386704 (2008-06-01), Schulz et al.
patent: 7418574 (2008-08-01), Mathur et al.
patent: 7487302 (2009-02-01), Gouldey et al.
patent: 2004/0133763 (2004-07-01), Mathur et al.
patent: 2004/0250046 (2004-12-01), Gonzalez
patent: 2005/0027970 (2005-02-01), Arnold
patent: 2008/0028186 (2008-01-01), Casselman
patent: PCT/US2007/074660 (2008-07-01), None
patent: PCT/US2007/074661 (2008-07-01), None
patent: WO 20081014494 (2008-11-01), None
Blume et al.; Integration of High-Performance ASICS into Reconfigurable Systems Providing Additional Multimedia Functionality; 2000; IEEE.
Fawcett; Taking Advantage of Reconfigurable Logic; Apr. 1994; IEEE.
Blume etal.; Integration of High-Performance ASICs Into Reconfigurable Systems Providing Additional Multimedia Functionality; 2000; IEEE.
Fawcett; Taking Advantage of Reconfigurable Logic; 1994; IEEE.
Letter from Jody Bishop to Steve Casselman dated Nov. 26, 2008.
Letter from Jody Bishop to Steve Casselman dated Dec. 16, 2008.
Maya Gokhale & Paul S. Graham, Reconfigurable Computing: Accelerating Computation with Field-Programmable Gate Arrays, 2003, pp. 4-5, The Netherlands, Springer Pub.
Jeffrey M. Arnold, Duncan A. Buell, Dzung T. Hoang, Daniel V. Pryor, Nabeel Shirazi, Mark R. Thistle, The Splash 2 Processor and Applications, 1993, pp. 282-285, IEEE.
XSA Board V1.1, V1.2 User Manual, Jun. 23, 2005, XESS Corporation.
XSA-50 Spartan-2 Prototyping Board with 2.5V, 50,000-gate FPGA, 1998-2008, XESS, from http:..www.xess.com/prod027.php3.
Casselman Steven
Sample Stephen
Chan Eddie P
DRC Computer Corporation
Faherty Corey
The Webostad Firm
LandOfFree
Configurable processor module accelerator using a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Configurable processor module accelerator using a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Configurable processor module accelerator using a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4173760