Active solid-state devices (e.g. – transistors – solid-state diode – Non-single crystal – or recrystallized – semiconductor... – Field effect device in non-single crystal – or...
Reexamination Certificate
2009-05-20
2010-12-28
Monbleau, Davienne (Department: 2893)
Active solid-state devices (e.g., transistors, solid-state diode
Non-single crystal, or recrystallized, semiconductor...
Field effect device in non-single crystal, or...
C257S401000, C257SE29027
Reexamination Certificate
active
07858988
ABSTRACT:
A dual gate layout of a thin film transistor of liquid crystal display to alleviate dark current leakage is disclosed. The layout comprises (1) a polysilicon on a substrate having a L-shaped or a snake shaped from top-view, which has a heavily doped source region, a first lightly doped region, a first gate channel, a second lightly doped region, a second gate channel, a third lightly doped region and a heavily doped drain region formed in order therein; (2) a gate oxide layer formed on the polysilicon layer and the substrate, (3) a gate metal layer then formed on the gate oxide layer having a scanning line and an extension portion with a L-shaped or an I-shaped. The gate metal intersects with the polysilicon layer thereto define the forgoing gate channels. Among of gate channels, at least one is along the signal line, which is connected to the source region through a source contact.
REFERENCES:
patent: 5313421 (1994-05-01), Guterman et al.
patent: 5693959 (1997-12-01), Inoue et al.
patent: 5940151 (1999-08-01), Ha
patent: 6573955 (2003-06-01), Murade
patent: 6831295 (2004-12-01), Tsubo
patent: 2001117115 (2001-04-01), None
Sun, et al, Non-Final Office Action, mailed Dec. 28, 2007, filing date Aug. 26, 2005, U.S. Appl. No. 11/211,606.
Sun, et al, Final Office Action, mailed Sep. 4, 2008, filing date Aug. 26, 2005, U.S. Appl. No. 11/211,606.
Sun, et al, Advisory Action, mailed Nov. 14, 2008, filing date Aug. 26, 2008, U.S. Appl. No. 11/211,606.
Sun, et al, Notice of Allowance and Fees Due, mailed Mar. 31, 2009, filing date Aug. 26, 2005, U.S. Appl. No. 11/211,606.
Li Chun-Sheng
Sun Wein-Town
Yu Jian-Shen
Au Optronics Corp.
Harrison Monica D
Monbleau Davienne
Thomas Kayden Horstemeyer & Risley LLP
LandOfFree
Dual gate layout for thin film transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual gate layout for thin film transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual gate layout for thin film transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4160687