Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame
Reexamination Certificate
2008-08-28
2010-12-21
Geyer, Scott B (Department: 2812)
Active solid-state devices (e.g., transistors, solid-state diode
Lead frame
C257S686000, C257S735000, C257S787000, C438S112000, C438S123000, C438S127000
Reexamination Certificate
active
07855439
ABSTRACT:
Disclosed are molded ultra-thin semiconductor die packages, systems that incorporate such packages, and methods of making such packages. An exemplary package comprises a leadframe having an aperture formed between the leadframe's first and second surfaces, and a plurality of leads disposed adjacent to the aperture. The package further comprises a semiconductor disposed in the aperture of the leadframe with its top surface substantially flush with the leadframe's first surface, and at least one gap between at least one side surface of the semiconductor die and at least one lead of the leadframe. A body of electrically insulating material is disposed in the at least one gap. A plurality of conductive members interconnect leads of the leadframe with conductive regions on the die's top surface, with at least one conductive member having a portion disposed over at least a portion of the body of insulating material.
REFERENCES:
patent: 5198888 (1993-03-01), Sugano et al.
patent: 5309322 (1994-05-01), Wagner et al.
patent: 5468999 (1995-11-01), Lin et al.
patent: 5696666 (1997-12-01), Miles et al.
patent: 6133634 (2000-10-01), Joshi
patent: 6423623 (2002-07-01), Bencuya et al.
patent: 6459148 (2002-10-01), Chun-Jen et al.
patent: 6489678 (2002-12-01), Joshi
patent: 6545367 (2003-04-01), Sota
patent: 6627991 (2003-09-01), Joshi
patent: 6645791 (2003-11-01), Noquil et al.
patent: 6661082 (2003-12-01), Granada et al.
patent: 6696321 (2004-02-01), Joshi
patent: 6723585 (2004-04-01), Tu et al.
patent: 6731013 (2004-05-01), Juso et al.
patent: 6774467 (2004-08-01), Horiuchi et al.
patent: 6777800 (2004-08-01), Madrid et al.
patent: 6876066 (2005-04-01), Fee et al.
patent: 6893901 (2005-05-01), Madrid
patent: 6977431 (2005-12-01), Oh et al.
patent: 6982478 (2006-01-01), Nakamura
patent: 6992384 (2006-01-01), Joshi
patent: 7023077 (2006-04-01), Madrid
patent: 7061077 (2006-06-01), Joshi
patent: 7101734 (2006-09-01), Granada et al.
patent: 7122884 (2006-10-01), Cabahug et al.
patent: 7157799 (2007-01-01), Noquil et al.
patent: 7217594 (2007-05-01), Manatad
patent: 7315077 (2008-01-01), Choi et al.
patent: 7323769 (2008-01-01), Tan et al.
patent: 7364784 (2008-04-01), Kim et al.
patent: 7402462 (2008-07-01), Madrid et al.
patent: 7411289 (2008-08-01), McLellan et al.
patent: 7439099 (2008-10-01), Fan et al.
patent: 7439613 (2008-10-01), Joshi et al.
patent: 2001/0054762 (2001-12-01), Yamazaki et al.
patent: 2003/0107115 (2003-06-01), Corisis et al.
patent: 2003/0107126 (2003-06-01), Joshi
patent: 2003/0143776 (2003-07-01), Pedron, Jr. et al.
patent: 2008/0169548 (2008-07-01), Baek
patent: 2008/0197478 (2008-08-01), Yang et al.
patent: 2009/0026593 (2009-01-01), Kwang
patent: 2009/0146284 (2009-06-01), Kim et al.
U.S. Appl. No. 12/235,227, filed Sep. 22, 2008, entitled “Stacking Quad Pre-Molded Component Packages, Systems Using the Same, and Methods of Making the Same”.
U.S. Appl. No. 12/328,541, filed Dec. 4, 2008, entitled “Molded Leadless Package and Assemblies Having Stacked Molded Leadless Packages”.
Rao Tummala, “The SOP Technology for Convergent Electronic&Bio-electronic Systems”, 1st International Workshop on SOP, SIP,SOP Electronics Technologies, Sep. 22-23, 2005, Atlanta Georgia, 31 pages.
“FSA2464 0.4 Ω Low-Voltage Dual DPDT Analog Switch”, Apr. 2008, Fairchild Semiconductor, 12 pages.
International Search Report dated Apr. 1, 2010 corresponding to PCT/US2009/052707, 11 pages.
Fairchild Semiconductor Corporation
Geyer Scott B
Townsend and Townsend / and Crew LLP
LandOfFree
Molded ultra thin semiconductor die packages, systems using... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Molded ultra thin semiconductor die packages, systems using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Molded ultra thin semiconductor die packages, systems using... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4158377