Method and system for assigning register class through...

Details Method and system for assigning register class through... Method and system for assigning register class through...

2004-03-31

2009-12-15

Kang, Insun (Department: 2193)

Data processing: software development, installation, and managem

Software program development tool

Translation of code

C717S150000, C717S152000, C717S154000, C717S155000

Reexamination Certificate

active

07634767

ABSTRACT:
A method is presented including assigning a first register class to at least one symbolic register in at least one instruction, determining and assigning a second register class to the at least one register, reducing register class fixups and renaming the at least one symbolic register. Also presented is a system including a processor having at least one register and a compiler executing in the processor that inputs a source program having many operation blocks. The compiler assigns a first register class in at least one instruction to at least one symbolic register, determines and assigns a second register class to the at least one symbolic register, reduces register class fixups, and renames the at least one symbolic register.

REFERENCES:
patent: 4961141 (1990-10-01), Hopkins et al.
patent: 5530866 (1996-06-01), Koblenz et al.
patent: 6305014 (2001-10-01), Roediger et al.
patent: 2002/0095667 (2002-07-01), Archambault
patent: 2004/0255279 (2004-12-01), Rawsthorne et al.
patent: 2005/0102658 (2005-05-01), Li et al.
patent: 0 373 361 (1990-06-01), None
Hirnschrott et al., “Graph Cooring vs. Optimal Register Allocation for Optimizing Compilers,” Springer, Oct. 22, 2003.
Beatty, Register assignment algorithm for generation of highly optimized object code, IBM, 1974.
Scholz et al., “Register Allocation for Irregular Architectures,” ACM, 2002.
Huang et al., “Loop Transformations for Architectures with Partitioned Register Banks,” ACM, 2001.
Kolson et al., “Optimal Register Assignment to Loops for Embedded Code Generation,” ACM, 1996.
Auslander et al., “Fast, Effective Dynamic Compilation,” ACM, p. 149-159, 1996.
Moon et al., “Evaluation of predicated array data-flow analysis for automatic parallelization,” ACM, 1999.
Esparza et al., “Efficient algorithms for pre* and post* on interprocedural parallel flow graphs,” ACM, 2000.
Bergamaschi et al., “Data-Path Synthesis Using Path Analysis,” ACM, 1991.
Jung, S., Paek, Y.: “The Very Portable Optimizer for Digital Signal Processors”, International Conference on Compilers, Architecture and Synthesis for Embedded Systems Nov. 16, 2001.
Liem, C., et al.: “Register Assignment Through Resource Classification for ASIP Microcode Generation”, IEEE/ACM International Conference on Computer Aided Design, San Jose Nov. 6, 1994.
Notification of Transmittal of International Preliminary Examination Report, International Application No. PCT/US2005/010712, Aug. 16, 2005.
Translation of First Office Action mailed Nov. 30, 2007 for Chinese Patent Application No. 200580010377.4 (PCT/US2005/010712).
Translation of Second Office Action mailed May 30, 2008 for Chinese Patent Application No. 200580010377.4 (PCT/US2005/010712).

Affiliated with

Also associated with

Rating

Method and system for assigning register class through... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for assigning register class through..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for assigning register class through... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4146421