Subpicture overlay using fragment shader

Details Subpicture overlay using fragment shader Subpicture overlay using fragment shader

2004-11-10

2009-06-02

Chauhan, Ulka (Department: 2628)

Computer graphics processing and selective visual display system

Computer graphic processing system

Plural graphics processors

C345S505000, C345S629000

Reexamination Certificate

active

07542042

ABSTRACT:
A new method of operating a fragment shader to produce complex video content comprised of a video image or images, such as from a DVD player, that overlays a fragment shader-processed background. Pixels are fragment shader-processed during one loop or set of loops through a texture processing stations to produce a fragment shader-processed background. Then, at least some of those pixels are merged with the video or images to produce complex video content. The resulting complex image is then made available for further processing.

REFERENCES:
patent: 5313566 (1994-05-01), Hedley et al.
patent: 5732230 (1998-03-01), Cullen et al.
patent: 5821950 (1998-10-01), Rentschler et al.
patent: 5867166 (1999-02-01), Myhrvold et al.
patent: 5926644 (1999-07-01), Hays
patent: 5963215 (1999-10-01), Rosenzweig
patent: 6179489 (2001-01-01), So et al.
patent: 6266068 (2001-07-01), Kang et al.
patent: 6344853 (2002-02-01), Knight
patent: 6369830 (2002-04-01), Brunner et al.
patent: 6411742 (2002-06-01), Peterson
patent: 6563505 (2003-05-01), Mills et al.
patent: 6573905 (2003-06-01), MacInnis et al.
patent: 6636222 (2003-10-01), Valmiki et al.
patent: 6636647 (2003-10-01), Ohki et al.
patent: 6674484 (2004-01-01), Boland et al.
patent: 6693719 (2004-02-01), Gupta et al.
patent: 6704026 (2004-03-01), Kurihara et al.
patent: 6753878 (2004-06-01), Heirich et al.
patent: 6762764 (2004-07-01), Hiwada et al.
patent: 6801203 (2004-10-01), Hussain
patent: 6833831 (2004-12-01), Emberling et al.
patent: 6897871 (2005-05-01), Morein et al.
patent: 6924807 (2005-08-01), Ebihara et al.
patent: 6925520 (2005-08-01), Ma et al.
patent: 6940512 (2005-09-01), Yamaguchi et al.
patent: 7075542 (2006-07-01), Leather
patent: 7095423 (2006-08-01), Cosman et al.
patent: 7206029 (2007-04-01), Cohen-Solal
patent: 7385607 (2008-06-01), Bastos et al.
patent: 7439979 (2008-10-01), Allen et al.
patent: 2002/0087832 (2002-07-01), Jarvis et al.
patent: 2002/0093516 (2002-07-01), Brunner et al.
patent: 2003/0164830 (2003-09-01), Kent
patent: 2004/0012563 (2004-01-01), Papakipos et al.
patent: 2004/0041820 (2004-03-01), Sevigny
patent: 2004/0042654 (2004-03-01), Sevigny
patent: 2004/0051716 (2004-03-01), Sevigny
patent: 2004/0174912 (2004-09-01), Moon
patent: 2004/0223003 (2004-11-01), Heirich et al.
patent: 2005/0225554 (2005-10-01), Bastos et al.
Chambers, Mike, “NVIDIA GeForce3 Preview”, http://www.nvnews.net/previews/geforce3/multitexturing.shtml, Jul. 18, 2001.
NVIDIA, “The Infinite Effects GPU”, http://www.nvidia.com/object/LO—20010612—4376.html, 2001.
Olano et al., “A shading language on graphics hardware: the pixelflow shading system”, Proceedings of the 25th Annual Conference on Computer Graphics and interactive Techniques, SIGGRAPH '98, ACM, New York, NY, pp. 159-168.
Molnar et al., “PixelFlow: high-speed rendering using image composition”, Proceedings of the 19th Annual Conference on Computer Graphics and interactive Techniques, ACM SIGGRAPH Computer Graphics, v.26 n.2, p. 231-240, Jul. 1992.
Akeley, K., 1993, “Reality Engine graphics” Proceedings of the 20th Annual Conference on Computer Graphics and interactive Techniques SIGGRAPH '93, ACM, New York, NY, pp. 109-116.
Eldridge et al., “Pomegranate: a fully scalable graphics architecture”, Proceedings of the 27th annual conference on Computer graphics and interactive techniques, pp. 443-454, Jul. 2000.
Eyles et al., “PixelFlow: the realization”, Proceedings of the ACM SIGGRAPH/EUROGRAPHICS Workshop on Graphics Hardware, Aug. 3-4, 1997, HWWS '97, ACM, New York, NY, pp. 57-68.
Fuchs et al., “Pixel-planes 5: a heterogeneous multiprocessor graphics system using processor-enhanced memories”, Proceedings of the 16th annual conference on Computer graphics and interactive techniques, p. 79-88, Jul. 1989.
Humphreys et al., “WireGL: a scalable graphics system for clusters”, Proceedings of the 28th annual conference on Computer graphics and interactive techniques, pp. 129-140, Aug. 2001.
Lastra, et al., 1995, “Real-time programmable shading”, Proceedings of the 1995 Symposium on interactive 3D Graphics, Apr. 9-12, 1995, SI3D '95, ACM, New York, NY, pp. 59-66, 207.
Mark, W. R., et al., “Compiling to a VLIW fragment pipeline”, Proceedings of the ACM SIGGRAPH/EUROGRAPHICS Workshop on Graphics Hardware, HWWS '01, 2001, ACM Press, New York, NY, pp. 47-56.
Porter, T. and Duff, T., 1984, “Compositing digital images”, SIGGRAPH Computer Graphics, vol. 18, Issue 3, Jul. 1984, pp. 253-259.
Kapasi, U. J., Rixner, S., Dally, W. J., Khailany, B., Ahn, J. H., Mattson, P., and Owens, J. D., 2003, “Programmable Stream Processors”, Computer archive, vol. 36, Issue 8, Aug. 2003, pp. 54-62.
ATI, Radeon X800 3D Architecture White Paper, Apr. 2004.
Chung, C.Y.; Managuli, R.A.; Yongmin Kim, “Design and evaluation of a multimedia computing architecture based on a 3D graphics pipeline,” Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors, 2002, pp. 243-252.
William J. Dally, Francois Labonte, Abhishek Das, Patrick Hanrahan, Jung-Ho Ahn, Jayanth Gummaraju, Mattan Erez, Nuwan Jayasena, Ian Buck, Timothy J. Knight, Ujval J. Kapasi, Merrimac: Supercomputing with Streams, Proceedings of the 2003 ACM/IEEE conference on Supercomputing, p. 35, Nov. 15-21, 2003.
Dally, W. J., Kapasi, U. J., Khailany, B., Ahn, J. H., and Das, A., 2004, “Stream Processors: Programmability and Efficiency”, Queue archive, vol. 2, Issue 1 (Mar. 2004), ACM, pp. 52-62.
L. Darsa, S. Stadnicki, and C. Basoglu, “MAP3D—a media processor approach for high-end 3D graphics,” SPIE Proceedings, vol. 3970, pp. 100-107, 2000.
Deering, M. and Naegle, D., 2002, “The SAGE graphics architecture”, Proceedings of the 29th Annual Conference on Computer Graphics and interactive Techniques, Jul. 23-26, 2002, SIGGRAPH '02, ACM, New York, NY, pp. 683-692.
Dutta, S., “Architecture, Design, and Verification of an 18 Million Transistor Digital Television and Media Processor Chip”, Proceedings of the 10th international Workshop on integrated Circuit Design, Power and Timing Modeling, Optimization and Simulation, Sep. 13-15, 2000, D. Soudris, P. Prisch, and E. Barke, Eds., Lecture Notes In Computer.
Dutta, S., “Architecture and design of NX-2700: a programmable single-chip HDTV all-format-decode-and-display processor,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 9, No. 2, pp. 313-328, Apr. 2001.
Gass, W.K., “System integration issues for set-top box,” 1997 IEEE Workshop on Signal Processing Systems, 1997, SIPS 97—Design and Implementation, pp. 65-75, Nov. 3-5, 1997.
Kapasi, U. J., Rixner, S., Dally, W. J., Khailany, B., Ahn, J. H., Mattson, P., and Owens, J. D., 2003, “Programmable Stream Processors”, Computer archive, vol. 36, Issue 8, Aug. 2003, pp. 54-62.
Kapasi, Ujval J., “Conditional techniques for stream processing kernels”, Ph.D., Stanford University, 2004, 155 pages.
Khailany, Brucek Kurdo, “The VLSI implementation and evaluation of area- and energy-efficient streaming media processors”, Ph.D., Stanford University, 2003, 152 pages.
Kowalczyk, et al., “The first MAJC microprocessor: a dual CPU system-on-a-chip,” IEEE Journal of Solid-State Circuits, vol. 36, No. 11, pp. 1609-1616, Nov. 2001.
Owens, J. D., Dally, W. J., Kapasi, U. J., Rixner, S., Mattson, P., and Mowery, B. 2000, “Polygon rendering on a stream architecture”, Proceedings of the ACM SIGGRAPH/EUROGRAPHICS Workshop on Graphics Hardware, Aug. 21-22, 2000, S. N. Spencer, Ed. HWWS '00. ACM, New York, NY, pp. 23-32.
Owens, et al., “Comparing Reyes and OpenGL on a stream architecture”, Proceedings of the ACM SIGGRAPH/EUROGRAPHICS Conference on Graphics Hardware, Sep. 1-2, 2002, Eurographics Association, pp. 47-56.
Owens, John Dou

Affiliated with

Also associated with

Rating

Subpicture overlay using fragment shader does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Subpicture overlay using fragment shader, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Subpicture overlay using fragment shader will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4141871