Read method for MLC

Details Read method for MLC Read method for MLC

2007-11-20

2009-12-08

Le, Thong Q (Department: 2827)

Static information storage and retrieval

Floating gate

Multiple values

C365S185210, C365S185240, C365S185170

Reexamination Certificate

active

07630240

ABSTRACT:
Memory devices adapted to process and generate analog data signals representative of data values of two or more bits of information facilitate increases in data transfer rates relative to devices processing and generating only binary data signals indicative of individual bits. Programming of such memory devices includes programming to a target threshold voltage range representative of the desired bit pattern. Reading such memory devices includes generating an analog data signal indicative of a threshold voltage of a target memory cell. Cell reads are performed multiple times and the read threshold voltages averaged to more closely approximate actual threshold voltage and to compensate for random noise.

REFERENCES:
patent: 7450433 (2008-11-01), Wan et al.
patent: 2003/0156457 (2003-08-01), Ooishi
patent: 2006/0221703 (2006-10-01), Higashitani
patent: 2007/0253249 (2007-11-01), Kang et al.
patent: 2008/0158980 (2008-07-01), Kamei et al.

Affiliated with

Also associated with

Rating

Read method for MLC does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Read method for MLC, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Read method for MLC will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4135232