Method and apparatus for incremental commitment to...

Details Method and apparatus for incremental commitment to... Method and apparatus for incremental commitment to...

2004-11-22

2009-02-24

Chan, Eddie P (Department: 2183)

Electrical computers and digital processing systems: processing

Dynamic instruction dependency checking, monitoring or...

Commitment control or register bypass

C712S216000, C712S217000

Reexamination Certificate

active

07496735

ABSTRACT:
Method and hardware apparatus are disclosed for reducing the rollback penalty on exceptions in a microprocessor executing traces of scheduled instructions. Speculative state is committed to the architectural state of the microprocessor at a series of commit points within a trace, rather than committing the state as a single atomic operation at the end of the trace.

REFERENCES:
patent: 4951194 (1990-08-01), Bradley et al.
patent: 5179702 (1993-01-01), Spix et al.
patent: 5560032 (1996-09-01), Nguyen et al.
patent: 5717883 (1998-02-01), Sager
patent: 5727177 (1998-03-01), McMinn et al.
patent: 5751985 (1998-05-01), Shen et al.
patent: 5771377 (1998-06-01), Ando
patent: 6240509 (2001-05-01), Akkary
patent: 7100156 (2006-08-01), Archambault
patent: 2004/0024993 (2004-02-01), Parthasarathy
patent: 2006/0059476 (2006-03-01), McIntosh et al.
Patel et al.; rePLay: A Hardware Framework for Dynamic Optimization; 2001; IEEE.

Affiliated with

Also associated with

Rating

Method and apparatus for incremental commitment to... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for incremental commitment to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for incremental commitment to... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4117729