Pipelined chip enable control circuitry and methodology

Details Pipelined chip enable control circuitry and methodology Pipelined chip enable control circuitry and methodology

1997-06-19

1998-08-25

Nguyen, Viet Q.

Static information storage and retrieval

Addressing

Sync/clocking

36518905, 365194, 365239, G11K 800

Patent

active

057989800

ABSTRACT:
According to the present invention, the data access time of a chip select condition of a synchronized memory integrated circuit device is pipelined so that it approximates the normal access time of data for the device. The response time to the chip enable signal during a deselect condition is immediate and thus is not pipelined. The access time of data due to a chip select condition is pipelined and matched with the normal access time of data propagation so that any access time pushout previously incurred when transitioning the device output signal from a high impedance (disabled) to a low impedance (enabled) state is eliminated. The circuitry of the present invention tri-states the output pin of the synchronized memory device on the initial rising edge of an external clock signal supplied to the device upon a deselect condition. Upon the first cycle of the select condition, when the external clock signal initially rises, an Output Disable Internal signal remains a high logic state. Next, on the second rising edge of the external clock signal, an Output Enable Internal signal is clocked high and the Output Disable Internal signal is clocked low, thereby overcoming an weak latch on the Output Disable Internal signal to change the output pins of the device from a high impedance to a low impedance state indicative of a select condition.

REFERENCES:
patent: 5013940 (1991-05-01), Ansel
patent: 5099148 (1992-03-01), McClure et al.
patent: 5107465 (1992-04-01), Fung et al.
patent: 5111075 (1992-05-01), Ferry et al.
patent: 5218239 (1993-06-01), Boomer
patent: 5251181 (1993-10-01), Toda
patent: 5258952 (1993-11-01), Coker
patent: 5267197 (1993-11-01), McClure
patent: 5267210 (1993-11-01), McClure
patent: 5293623 (1994-03-01), Froniewski et al.
patent: 5296766 (1994-03-01), Masaki
patent: 5300828 (1994-04-01), McClure
patent: 5305268 (1994-04-01), McClure
patent: 5311467 (1994-05-01), Lysinger et al.
patent: 5341341 (1994-08-01), Fukuzo
patent: 5402389 (1995-03-01), Flannagan et al.
patent: 5493530 (1996-02-01), Loe et al.
patent: 5519344 (1996-05-01), Proebsting
patent: 5521878 (1996-05-01), Ohtani et al.
patent: 5537060 (1996-07-01), Back
patent: 5539696 (1996-07-01), Patel
patent: 5546029 (1996-08-01), Koke
patent: 5568081 (1996-10-01), Lui et al.
patent: 5701275 (1997-12-01), McClure

Affiliated with

Also associated with

Rating

Pipelined chip enable control circuitry and methodology does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pipelined chip enable control circuitry and methodology, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipelined chip enable control circuitry and methodology will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-41151