Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2007-10-25
2009-08-18
Luu, Pho M. (Department: 2824)
Static information storage and retrieval
Floating gate
Particular connection
C365S185050, C365S185070, C365S185140
Reexamination Certificate
active
07577032
ABSTRACT:
The local row decoder includes a first MOS transistor of a first conductivity type having one end connected to the local word line, the other end supplied with a first voltage, and a gate connected to the global word line, and a second MOS transistor of a second conductivity type having one end connected to the local word line, the other end supplied with a second voltage, and a gate connected to the global word line. The global row decoder is capable of independently selecting either a first global word line or a second global word line. The first global word line is connected to the first MOS transistor and the second MOS transistor both connected to any one of the local word lines. The second global word line is connected to the first MOS transistor and the second MOS transistor both connected to another adjacent local word line.
REFERENCES:
patent: 6958940 (2005-10-01), Takase et al.
patent: 7177190 (2007-02-01), Lee
patent: 2000-49312 (2000-02-01), None
Kabushiki Kaisha Toshiba
Luu Pho M.
Oblon & Spivak, McClelland, Maier & Neustadt P.C.
LandOfFree
Non-volatile semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4112541