Digital phase locked loop for sub-μ technologies

Details Digital phase locked loop for sub-μ technologies Digital phase locked loop for sub-μ technologies

2006-08-09

2009-08-11

Torres, Juan A (Department: 2611)

Pulse or digital communications

Receivers

Angle modulation

C375S376000

Reexamination Certificate

active

07573955

ABSTRACT:
A digital phase locked loop has a digitally controlled oscillator for generating an output frequency, a phase detector device for detecting the phase difference between a reference frequency and an output frequency of the oscillator. The phase detector device contains a delta-sigma frequency decision maker, and a digital loop filter, connected downstream of the phase detector device, for actuating the digitally controlled oscillator.

REFERENCES:
patent: 3900890 (1975-08-01), Eibner et al.
patent: 4352074 (1982-09-01), Blinchikoff et al.
patent: 4706263 (1987-11-01), von der Embse
patent: 5124670 (1992-06-01), Lawton
patent: 5266907 (1993-11-01), Dacus
patent: 5369404 (1994-11-01), Galton et al.
patent: 5727038 (1998-03-01), May et al.
patent: 5781044 (1998-07-01), Riley et al.
patent: 5786778 (1998-07-01), Adams et al.
patent: 5834987 (1998-11-01), Dent
patent: 5903194 (1999-05-01), Opsahl et al.
patent: 6052034 (2000-04-01), Wang et al.
patent: 6147567 (2000-11-01), Welland et al.
patent: 6150891 (2000-11-01), Welland et al.
patent: 6167245 (2000-12-01), Welland et al.
patent: 6392493 (2002-05-01), Minnis
patent: 6429693 (2002-08-01), Staszewski et al.
patent: 6456164 (2002-09-01), Fan
patent: 6504437 (2003-01-01), Nelson et al.
patent: 6580376 (2003-06-01), Perrott
patent: 6606004 (2003-08-01), Staszewski et al.
patent: 6844836 (2005-01-01), Lee
patent: 6927716 (2005-08-01), Keaveney et al.
patent: 7061276 (2006-06-01), Xu
patent: 7075383 (2006-07-01), Adachi et al.
patent: 7276978 (2007-10-01), Puma et al.
patent: 2001/0050579 (2001-12-01), Han
patent: 2002/0167360 (2002-11-01), Smith
patent: 2003/0020550 (2003-01-01), Nelson et al.
patent: 2005/0077969 (2005-04-01), Lalt et al.
patent: 197 27 810 (1999-02-01), None
patent: 100 22 486 (2002-01-01), None
patent: 103 03 405 (2004-08-01), None
Chen, “A 2-V, 1.8-GHz BJT phase-locked loop”, IEEE Journal of Solid-State Circuits, vol. 34, Issue 6, Jun. 1999 pp. 784-789.
An Oversampling Delta-Sigma Frequency Discriminator, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, IEEE Inc. New York, US, vol. 41, No. 1, Jan. 1994, pp. 26-32.
Delta-Sigma Modulation in Fractional-N Frequency Synthesis, T.A.D. Riley, IEEE Journal of Solid State Circuits, vol. 28, No. 5, 1993, pp. 553-559.
Explicit Formulas for Lattice Wave Digital Filters, L. Gazsi, IEEE Trans. On Circuits and Systems, vol. 32, No. 1, Jan. 1985, pp. 68-88.
A New PLL Frequency Synthesizer with High Switching Speed, A. Kajiwara et al., IEEE Trans. Veh. Technol., vol. 41, No. 4, Nov. 1992, pp. 407-413.
Fractional-N Frequency Synthesizer Design at the Transfer Function Level Using a Direct Closed Loop Realization Algorithm, C. Lau, et al., DAC 2003, Anaheim, California, Jun. 2-6, 2006, pp. 526-531.
A Modeling Approach for Σ-Δ Fractional-N Frequency Synthesizers Allowing Straightforward Noise Analysis, M. Perrott, et al., IEEE Journal of Solid State Circuits, vol. 37, No. 8, Aug. 2002, pp. 1028-1038.
Wave Digital Filters: Theory and Practice, A. Fettweis, Proc. IEEE, vol. 74, No. 2, Feb. 1986, pp. 270-327.

Affiliated with

Also associated with

Rating

Digital phase locked loop for sub-μ technologies does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital phase locked loop for sub-μ technologies, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital phase locked loop for sub-μ technologies will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4094813