Multi-level memory

Details Multi-level memory Multi-level memory

2007-03-26

2009-11-17

Dinh, Son (Department: 2824)

Static information storage and retrieval

Floating gate

Multiple values

C365S185240, C365S185050

Reexamination Certificate

active

07619919

ABSTRACT:
A storage system includes a charge storage cell and a controller. The charge storage cell includes first and second charge storage regions, each capable of assuming a plurality of charge levels. The controller programs the first charge storage region to one of the plurality of charge levels and then programs the second charge storage region to one of the plurality of charge levels. The controller reads a charge level stored in the first charge storage region based upon a first measurement of the first charge storage region and a second measurement of the second charge storage region.

REFERENCES:
patent: 6011725 (2000-01-01), Eitan
patent: 6836424 (2004-12-01), Segal et al.
patent: 7038928 (2006-05-01), Hsu et al.
patent: 7167395 (2007-01-01), Kobernik et al.
patent: 7359245 (2008-04-01), Kim et al.
patent: 2003/0038312 (2003-02-01), Mikolajick
patent: 2004/0213031 (2004-10-01), Hosono et al.
patent: 2006/0164884 (2006-07-01), Wu
patent: 10 2005 037287 (2007-01-01), None
patent: 1 513 160 (2005-03-01), None
patent: WO2006/036783 (2006-04-01), None
patent: WO2006/107730 (2006-10-01), None
Notification of Transmittal of The International Search Report and The Written Opinion of The International Searching Authority, or The Declaration dated Jul. 16, 2008 in reference to PCT/US2008/000333 (16 pgs.).
Bloom, Dr. Ilan; “2-Bit Cell NV Memory Minimizes Chip Area with Less Masks”; Jan. 2002 Issue, Nikkei Electronics Asia; 3 pages.
Bloom, Ilan et al; “NROM: Nitride-Based NVM Technology”; Tutorial G, Science and Technology of Nonvolatile Memories, MRS Symposium; Apr. 2006; 28 pages.
Eitan, Boaz et al; “Can NROM, a 2-bit, Trapping Storage NVM Cell, Give a Real Challenge to Floating Gate Cells?”; Presented at the International Conference on Solid State Devices and Materials, Tokyo, Jan. 1999; 3 pages.
Maayan, Eduardo et al; “6.1 A 512 Mb NROM Data Storage Memory with 8MB/s data rate”; Presented at the ISSCC (International Solid-State Circuits Conference), San Francisco, Feb. 2002; 8 pages.

Affiliated with

Also associated with

Rating

Multi-level memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-level memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-level memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4093770