Semiconductor device manufacturing: process – Bonding of plural semiconductor substrates
Reexamination Certificate
2005-06-07
2009-10-13
Chen, Jack (Department: 2893)
Semiconductor device manufacturing: process
Bonding of plural semiconductor substrates
C438S458000, C257SE21567
Reexamination Certificate
active
07601611
ABSTRACT:
A method of fabricating a structure that includes at least one semiconductor material for applications in microelectronics, optoelectronics or optics. The method includes transferring, onto a support made of a first material, a thin monocrystalline layer made of a second material that differs from the first material, and performing a predetermined heat treatment carrying out at least one strengthening step on a bonding interface between the thin layer and the support. The thickness of the thin layer is selected as a function of the difference between the coefficients of thermal expansion of the first and second materials and as a function of parameters of predetermined heat treatment, such that the stresses exerted by the heat treatment on the assembly of the support and the transferred thin layer leaves the assembly intact. The method further includes depositing an additional thickness of the second material in the monocrystalline state on the thin layer to thicken it. The method is useful for fabrication of hetero-substrates with a relatively thick useful layer.
REFERENCES:
patent: 5266824 (1993-11-01), Abe et al.
patent: 6403450 (2002-06-01), Maleville et al.
patent: 6964914 (2005-11-01), Ghyselen et al.
patent: 2004/0023468 (2004-02-01), Ghyselen et al.
patent: 2004/0241960 (2004-12-01), Maurice et al.
patent: 2005/0130393 (2005-06-01), Blondeau et al.
patent: 0 504 714 (1992-09-01), None
patent: 1 482 548 (2004-12-01), None
patent: 1 542 275 (2005-06-01), None
Cayrefourcq Ian
Ghyselen Bruno
Letertre Fabrice
Chen Jack
S.O.I.Tec Silicon on Insulator Technologies
Winston & Strawn LLP
LandOfFree
Method of fabricating a semiconductor hetero-structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating a semiconductor hetero-structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a semiconductor hetero-structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4090102