Multiplex communications – Wide area network – Packet switching
Patent
1996-02-23
1999-05-25
Lee, Thomas C.
Multiplex communications
Wide area network
Packet switching
370360, 370426, 711149, 711150, 711153, G06F 1202
Patent
active
059077174
ABSTRACT:
A serial data interface device is coupled to electronic devices or other data transmitters or receivers, such as disk, optical, tape or CD-ROM drives, computers, printers, etc. The interface includes first and second ports capable of receiving and transmitting information to respective electronic devices, and first and second storage devices, such as frame buffers, for storing information. Each of the storage devices is coupled to both the first and second ports and are coupled to another electronic device. Included in each storage device is a main memory that is coupled to at least one of the electronic devices and at least one of the ports. A control memory that is coupled to the main memory is also included, along with a main memory arbiter that is coupled to the control memory and the main memory. Further included is a buffer allocation control that is coupled to the at least one electronic device and at least one of the ports. The main memory preferably includes at least four pool buffers which are allocated to data frames in a predetermined manner. The preferred method of allocating the pool buffers for inbound and outbound data comprises the steps of allocating a minimum number of pool buffers in each frame buffer for the inbound data and allocating a remaining number of pool buffers in each frame buffer for one of the inbound and outbound data. The method of allocating the pool buffers is preferably independent for each frame buffer. In addition, the pool buffers are dynamically allocated.
REFERENCES:
patent: 3924245 (1975-12-01), Eaton et al.
patent: 4158235 (1979-06-01), Call et al.
patent: 4509119 (1985-04-01), Gumaer et al.
patent: 4554659 (1985-11-01), Blood et al.
patent: 4644529 (1987-02-01), Amstutz et al.
patent: 4845710 (1989-07-01), Nakamura et al.
patent: 5093912 (1992-03-01), Dong et al.
patent: 5161215 (1992-11-01), Kouda et al.
patent: 5233603 (1993-08-01), Takeuchi et al.
patent: 5233606 (1993-08-01), Pashan et al.
patent: 5237661 (1993-08-01), Kawamura et al.
patent: 5278828 (1994-01-01), Chao
patent: 5287346 (1994-02-01), Bianchini, Jr. et al.
patent: 5289470 (1994-02-01), Chang et al.
patent: 5291482 (1994-03-01), McHarg et al.
patent: 5315707 (1994-05-01), Seaman et al.
patent: 5327422 (1994-07-01), Abefelt et al.
patent: 5333269 (1994-07-01), Calvignac et al.
patent: 5367643 (1994-11-01), Chang et al.
patent: 5406556 (1995-04-01), Widjaja et al.
patent: 5412781 (1995-05-01), Lukas et al.
patent: 5432908 (1995-07-01), Heddes et al.
patent: 5440545 (1995-08-01), Buchholz et al.
patent: 5483578 (1996-01-01), Ackermann et al.
patent: 5530871 (1996-06-01), Abe
patent: 5535364 (1996-07-01), Resman et al.
patent: 5553073 (1996-09-01), Barraclough et al.
patent: 5572645 (1996-11-01), Dan et al.
patent: 5572697 (1996-11-01), Chevalier et al.
patent: 5617537 (1997-04-01), Yamada et al.
patent: 5680551 (1997-10-01), Martino, II
patent: 5802351 (1998-09-01), Frampton
IBM Technical Disclosure Bulletin; ATM Switch with Cut-Through Shared Buffers; vol. 37 No. 05; May 1994.
Kim Harold J.
Lee Thomas C.
LSI Logic Corporation
Lucente David K.
LandOfFree
Cross-connected memory system for allocating pool buffers in eac does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cross-connected memory system for allocating pool buffers in eac, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cross-connected memory system for allocating pool buffers in eac will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-408097