Semiconductor device manufacturing: process – Bonding of plural semiconductor substrates
Reexamination Certificate
2005-03-29
2008-12-30
Tran, Long K (Department: 2818)
Semiconductor device manufacturing: process
Bonding of plural semiconductor substrates
C438S138000, C438S152000, C438S118000, C438S458000, C438S622000, C257SE21388, C257SE21703, C257SE27011, C257SE27088, C257SE27122
Reexamination Certificate
active
07470598
ABSTRACT:
A method of forming a circuit includes providing a first substrate; positioning an interconnect region on a surface of the first substrate; providing a second substrate; positioning a device structure on a surface of the second substrate, the device structure including a stack of at least three doped semiconductor material layers; and bonding the device structure to the interconnect region.
REFERENCES:
patent: 4704785 (1987-11-01), Curran
patent: 5093704 (1992-03-01), Saito et al.
patent: 5308782 (1994-05-01), Mazure et al.
patent: 5554870 (1996-09-01), Fitch et al.
patent: 6222251 (2001-04-01), Holloway
patent: 6600173 (2003-07-01), Tiwari
patent: 6995430 (2006-02-01), Langdo et al.
patent: 2002/0025604 (2002-02-01), Tiwari
patent: 2003/0113963 (2003-06-01), Wurzer
patent: 2004/0080002 (2004-04-01), Agarwal et al.
patent: 2004/0113207 (2004-06-01), Hsu et al.
patent: 2004/0262635 (2004-12-01), Lee
Schmeiser Olsen & Watts LLP
Tran Long K
LandOfFree
Semiconductor layer structure and method of making the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor layer structure and method of making the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor layer structure and method of making the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4041853