Computer graphics processing and selective visual display system – Computer graphics processing – Graph generating
Reexamination Certificate
2005-06-15
2008-11-25
Tung, Kee M. (Department: 2628)
Computer graphics processing and selective visual display system
Computer graphics processing
Graph generating
C345S440100, C345S440200
Reexamination Certificate
active
07456833
ABSTRACT:
Circuits, methods, and apparatus for graphically displaying performance metrics of processors such as graphics processing units in multiple processor systems. Embodiments of the present invention may provide metric information regarding operations in alternate-frame rendering, split-frame rendering, or other modes of operation. One embodiment of the present invention provides data in split-frame rendering mode including load balancing, graphics processing unit utilization, frame rate, and other types of system information in a graphical manner. Another exemplary embodiment of the present invention provides graphical information regarding graphics processing unit utilization, frame rate, and other system information while operating in the alternate-frame rendering mode.
REFERENCES:
patent: 5790130 (1998-08-01), Gannett
patent: 5841444 (1998-11-01), Mun et al.
patent: 6023281 (2000-02-01), Grigor et al.
patent: 6078339 (2000-06-01), Meinerth et al.
patent: 6191800 (2001-02-01), Arenburg et al.
patent: 6259461 (2001-07-01), Brown
patent: 6266072 (2001-07-01), Koga et al.
patent: 6317133 (2001-11-01), Root et al.
patent: 6362818 (2002-03-01), Gardiner et al.
patent: 6445391 (2002-09-01), Sowizral et al.
patent: 6469746 (2002-10-01), Maida
patent: 6473086 (2002-10-01), Morein et al.
patent: 6570571 (2003-05-01), Morozumi
patent: 6724390 (2004-04-01), Dragony et al.
patent: 6747654 (2004-06-01), Laksono et al.
patent: 6781590 (2004-08-01), Katsura et al.
patent: 7095416 (2006-08-01), Johns et al.
patent: 2003/0128216 (2003-07-01), Walls et al.
patent: 2004/0075623 (2004-04-01), Hartman
patent: 2005/0012749 (2005-01-01), Gonzalez
patent: 2005/0088445 (2005-04-01), Gonzalez
patent: 2006/0267993 (2006-11-01), Hunkins et al.
patent: 0571969 (1993-12-01), None
Graphic Remedy, gDebugger Screen shots, http://www.gremedy.com/screenshots.php, Jul. 23, 2004, p. 1-4.
Justice, Brent, “Nvidia SLI Upgrade Guide”, Dec. 13, 2004, http://www.HardOCP.com, p. 1-4.
Molnar, Steven et al.; “PixelFlow: High-Speed Rendering Using Image Composition”; 1992,Computer Graphics, vol. 26, No. 2, pp. 231-240.
Whitman, Scott; “Dynamic Load Balancing for Parallel Polygon Rendering”; 1994,IEEE Computer Graphics and Applications, vol. 14, No. 4, pp. 41-48.
Hsu Joni
NVIDIA Corporation
Townsend and Townsend / and Crew LLP
Tung Kee M.
Zigmant J. Matthew
LandOfFree
Graphical representation of load balancing and overlap does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Graphical representation of load balancing and overlap, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Graphical representation of load balancing and overlap will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4038012