Methods and apparatus for ultra-low leakage analog storage

Details Methods and apparatus for ultra-low leakage analog storage Methods and apparatus for ultra-low leakage analog storage

2005-10-21

2008-10-14

Lam, Tuan T. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific signal discriminating without subsequent control

By amplitude

C327S092000

Reexamination Certificate

active

07436221

ABSTRACT:
An analog storage cell circuit includes a switch that minimizes subthreshold conduction and diode leakage, as well as an accumulation-mode coupling mechanism to minimize overall switch leakage to minimize accumulation-mode leakage. In one embodiment, an analog storage circuit includes a sample and hold circuit including an amplifier having first and second inputs and a switch coupled to the first input of the amplifier. The switch includes a first switching device forming a core of the switch, a second switching device coupled to the first switching device to disconnect the first switching device from a first terminal during the hold phase, and a third switching device coupled to the first switching device to connect the first switching device to a second terminal during the hold phase to minimize accumulation mode conduction in the first switching device.

REFERENCES:
patent: 5422583 (1995-06-01), Blake et al.
patent: 5880620 (1999-03-01), Gitlin et al.
patent: 6069502 (2000-05-01), Preslar et al.
patent: 6211914 (2001-04-01), Kubo
patent: 6265911 (2001-07-01), Nairn
patent: 6407592 (2002-06-01), Ueno
patent: 7088147 (2006-08-01), Prasad et al.
patent: 2002/0039020 (2002-04-01), Bellaouar et al.
patent: 2004/0232948 (2004-11-01), Rossi
patent: 2005/0111128 (2005-05-01), Fischer et al.
patent: 2006/0017828 (2006-01-01), Rossi
patent: 2006/0087362 (2006-04-01), O'Halloran et al.
patent: 2006/0231733 (2006-10-01), Boemler
patent: 0 597 200 (1993-08-01), None
PCT/US2005/037850 International Search Report dated Feb. 12, 2006.
E. Vittoz, H. Oguey, M.A. Maher, O. Nys, E. Dijkstra, Analog Storage of Adjustable Synaptic Weights, 1991, p. 47-63, Dortmund, Germany.
Micah O'Halloran and Rahul Sarpeshkar, A 10-nW 12-bit Accurate Analog Storage Cell With 10-aA Leakage, 2004, pp. 1985-1996, Cambridge, Massachusetts.

Affiliated with

Also associated with

Rating

Methods and apparatus for ultra-low leakage analog storage does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and apparatus for ultra-low leakage analog storage, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for ultra-low leakage analog storage will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4012472