Integrated circuits and complementary CMOS circuits for...

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Frequency or repetition rate conversion or control

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C327S115000, C327S202000, C327S218000, C377S047000, C326S098000

Reexamination Certificate

active

07411432

ABSTRACT:
An integrated circuit of an embodiment may comprise synchronous logic, combinational logic, and clock circuitry to clock the synchronous logic through various states dependent on the combinational logic. The synchronous logic may comprise a plurality of master-slave registers. The combinational logic is configured to drive data inputs of the synchronous logic dependent on states established by the master-slave registers. The clock circuitry is configured to clock the master portion of the master-slave registers with a lag rendering of a clock signal and to clock the slave portion of the registers with a lead rendering of the clock signal. In a particular example, the circuitry may define a frequency divider of a complementary CMOS realization.

REFERENCES:
patent: 4045690 (1977-08-01), Tam
patent: 4606059 (1986-08-01), Oida
patent: 5140179 (1992-08-01), Takano
patent: 5172400 (1992-12-01), Maemura
patent: 6072850 (2000-06-01), Ueno
patent: 6157693 (2000-12-01), Jayaraman
patent: 6417711 (2002-07-01), Fulkerson
patent: 6563356 (2003-05-01), Fulkerson
Ajjikuttira, A.B.; Wei Liat Chan; Yong Lian, “A 5.5 GHz prescaler in 0.18 /spl mu/m CMOS technology”, ASIC, 2002, Proceedings. 2002 IEEE Asia-Pacific Conference on Aug. 6-8, 2002, pp. 69-72.
Pellerano, S.; Levantino, S.; Samori, C.; Lacaita, A.L, “A 13.5-mW 5-GHz frequency synthesizer with dynamic-logic frequency divider”, Solid-State Circuits, IEEE Journal of vol. 39, Issue 2, Feb. 2004, pp. 378-383.
Mirzaei, A, “A 5 GHz, 1.5 V and very low-power CMOS frequency synthesizer for wireless communications,” Circuits and Systems, 2002. MWSCAS-2002. The 2002 45th Midwest Symposium on vol. 3, Aug. 4-7, 2002.
Payam Heydari, “Design and Analysis of Low-Voltage Current-Mode Logic Buffers,” ISQED, p. 293, Fourth International Symposium on Quality Electronic Design, 2003.
Musicer, J.M. Rabaey, J., “MOS current mode logic for low power, low noise CORDIC computation in mixed-signal environments”, Low Power Electronics and Design, 2000. ISLPED '00, Proceedings of the 2000 International Symposium.
S. Choi, B. Lee, T. Kim and K. Yang, “CML-type MOnostable BIstable logic element(MOBILE)using InP-based monolithic RTD=HBT Technology,” Electronics Letters, Jun. 24, 2004, vol. 40 No. 13.
Dubin, Joseph, “Choosing the right multiprocessor development tools,” http://www.embedded.com/showArticle.jhtml?article, Oct. 31, 2005.
“Finite state machine” http://en.wikipedia.org/wiki/Finite—state—machine, Wikipedia, the free encyclopedia, Jun. 1, 2006.
Wilson, C. “Timing and Storage Elements,” CmpE2500 lecture outline for Apr. 25 and 27, 1997, http://www.ece.gatech.edu/research/CmpE2500/day—11/outline,html.
“Pulsed RF sources,” Microwave Encyclopedia, http://www.microwaves101.com/encyclopedia/pulsedRF.cfm, Jun. 1, 2005.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Integrated circuits and complementary CMOS circuits for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuits and complementary CMOS circuits for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuits and complementary CMOS circuits for... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4005804

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.