Digitally programmable delay circuit with process point...

Details Digitally programmable delay circuit with process point... Digitally programmable delay circuit with process point...

2007-03-09

2008-08-12

Wells, Kenneth B. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S270000, C327S276000

Reexamination Certificate

active

07411434

ABSTRACT:
A digitally programmable delay circuit comprising a plurality of transistors connected in parallel with each other and to a line carrying a signal having an edge to be delayed. One or more of the transistors are selected by a delay control signal to impose a delay amount to the edge, wherein the delay control signal is based on a desired delay amount and a measure of instantaneous process, voltage and temperature conditions of an integrated circuit in which the plurality of transistors are implemented. A selector circuit is responsive to the delay control signal and converts the delay control signal into one or more transistor selection signals to activate one or more of the plurality of transistors. The plurality of transistors may comprise a first sub-circuit having a plurality of transistors of a first type (e.g., P-type) connected in parallel with each other in a ladder configuration, and a second sub-circuit comprising a plurality of transistors of a second type (e.g., N-type) connected in parallel with each other and in a ladder configuration. The overall delay imposed on the edge after it has passed through both sub-circuits has delay contributions from both types of transistors. The delay circuit may have enhanced performance because of finer delay control granularity by providing a first circuit stage that comprises a plurality of transistors for relatively fine delay adjustment to the edge and a second circuit stage that comprises a plurality of transistors for relatively coarse delay adjustment to the edge. A combination of one or more of the transistors in the first and second circuit stages may be selected to produce numerous steps or increments of delay adjustability.

REFERENCES:
patent: 5039893 (1991-08-01), Tomisawa
patent: 5111085 (1992-05-01), Stewart
patent: 5359301 (1994-10-01), Candage
patent: 5687202 (1997-11-01), Eitrheim
patent: 5949268 (1999-09-01), Miura et al.
patent: 6044122 (2000-03-01), Ellersick et al.
patent: 6150862 (2000-11-01), Vikinski
patent: 6373312 (2002-04-01), Barnes et al.
patent: 6377094 (2002-04-01), Carley
patent: 6404258 (2002-06-01), Ooishi
patent: 6489823 (2002-12-01), Iwamoto
patent: 6518811 (2003-02-01), Klecka, III
patent: 6573777 (2003-06-01), Saint-Laurent et al.
patent: 6664832 (2003-12-01), Carley
patent: 6771105 (2004-08-01), Andrasic et al.
patent: 6836166 (2004-12-01), Lin et al.
patent: 6859082 (2005-02-01), Tang
patent: 7212054 (2007-05-01), Chang et al.
patent: 2006/0170476 (2006-08-01), Carley et al.

Affiliated with

Also associated with

Rating

Digitally programmable delay circuit with process point... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digitally programmable delay circuit with process point..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digitally programmable delay circuit with process point... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4005538