Method for balancing power plane pin currents in a printed...

Details Method for balancing power plane pin currents in a printed... Method for balancing power plane pin currents in a printed...

2005-02-03

2008-09-02

Norris, Jeremy C (Department: 2841)

Metal working

Method of mechanical manufacture

Electrical device making

C174S261000

Reexamination Certificate

active

07418779

ABSTRACT:
A method and apparatus for balancing power plane pin currents in a printed wiring board (PWB) uses a set of collinear slots in the form of a dashed line to reduce pin counts required for power plane (including ground plane) connections and/or reduction in requirements for connector current handling per pin. The slots are introduced in the metal layer implementing the power plane that alter the current distribution in the power plane. The per-pin current profile for connector pins connected to the power plane is equalized by tuning the length of the slot(s). The slots may be shaped around a connector end when the power plane pin allocation is not uniform at the connector ends. The resulting equalization reduces either pin count required for carrying the power plane current or reduces connector pin current requirements.

REFERENCES:
patent: 6640435 (2003-11-01), Balakrishnan
patent: 2002/0044022 (2002-04-01), Shintani et al.
patent: 2004/0053635 (2004-03-01), Haapala et al.

Affiliated with

Also associated with

Rating

Method for balancing power plane pin currents in a printed... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for balancing power plane pin currents in a printed..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for balancing power plane pin currents in a printed... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3984848