Memory device distributed controller system

Details Memory device distributed controller system Memory device distributed controller system

2006-08-23

2008-09-02

Ho, Hoai V. (Department: 2827)

Static information storage and retrieval

Floating gate

Particular biasing

C365S185170

Reexamination Certificate

active

07420849

ABSTRACT:
A memory device distributed controller circuit distributes memory control functions amongst a plurality of memory controllers. A master controller receives an interpreted command and activates the appropriate slave controllers depending on the command. The slave controllers can include a data cache controller that is coupled to and controls the data cache and an analog controller that is coupled to and controls the analog voltage generation circuit. The respective controllers have appropriate software/firmware instructions that determine the response the respective controllers take in response to the received command.

REFERENCES:
patent: 5715193 (1998-02-01), Norman
patent: 5845095 (1998-12-01), Reed et al.
patent: 6073243 (2000-06-01), Dalvi et al.
patent: 6684345 (2004-01-01), Harari et al.
patent: 6959361 (2005-10-01), Schulz et al.
patent: 7161850 (2007-01-01), Shiga et al.
patent: 7254071 (2007-08-01), Tu et al.
patent: 2005/0057970 (2005-03-01), Ogura et al
patent: 2006/0039207 (2006-02-01), Combe et al.

Affiliated with

Also associated with

Rating

Memory device distributed controller system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device distributed controller system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device distributed controller system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3981817