System and method to synchronize signals in individual...

Static information storage and retrieval – Addressing – Sync/clocking

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S194000, C327S158000

Reexamination Certificate

active

07405996

ABSTRACT:
A synchronous output signal generated by an integrated circuit (IC) component is synchronized to an applied clock signal for each individual IC component. A variable feedback delay in the IC component is incrementally altered to alter the phase skew between the clock signal and the output signal. The relative phase order of the clock and output signals is monitored in the IC component. In response to detecting a swap in the relative phase order of the clock and output signals, the variable feedback delay ceases to be altered. In some embodiments, the IC component may be a SDRAM component.

REFERENCES:
patent: 7277357 (2007-10-01), Ma
patent: 2006/0255846 (2006-11-01), Drexler et al.
patent: 2007/0086267 (2007-04-01), Kwak

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

System and method to synchronize signals in individual... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method to synchronize signals in individual..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method to synchronize signals in individual... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3971322

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.